Exercise – Given information in the following table:

Slides:



Advertisements
Similar presentations
CDA 3101 Discussion Section 08 Performance
Advertisements

CMSC 611: Advanced Computer Architecture Performance Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted.
Machine cycle.
CDA 3101 Fall 2010 Discussion Section 08 CPU Performance
1 ECE369 ECE369 Pipelining. 2 ECE369 “toupper” :converts any lowercase characters (with ASCII codes between 97 and 122) in the null-terminated argument.
Computer Organization Lab 1 Soufiane berouel. Formulas to Remember CPU Time = CPU Clock Cycles x Clock Cycle Time CPU Clock Cycles = Instruction Count.
Lecture Objectives: 1)List the 5 classical components of a computer and show their relationships graphically. 2)Define instruction set architecture. 3)Define.
Quiz 4 Solution. n Frequency = 2.5GHz, CLK = 0.4ns n CPI = 0.4, 30% loads and stores, n L1 hit =0, n L1-ICACHE : 2% miss rate, 32-byte blocks n L1-DCACHE.
Understanding Performance Metrics of Processors Bina Ramamurthy Chapter 1.
Computer Organization and Architecture 18 th March, 2008.
CSCE 212 Chapter 4: Assessing and Understanding Performance Instructor: Jason D. Bakos.
CIS429.S00: Lec3 - 1 CPU Time Analysis Terminology IC = instruction count = number of instructions in the program CPI = cycles per instruction (varies.
CSCE 212 Quiz 4 – 2/16/11 *Assume computes take 1 clock cycle, loads and stores take 10 cycles and branches take 4 cycles and that they are running on.
Performance D. A. Patterson and J. L. Hennessey, Computer Organization & Design: The Hardware Software Interface, Morgan Kauffman, second edition 1998.
Assessing and Understanding Performance B. Ramamurthy Chapter 4.
Computer Architecture Lecture 2 Instruction Set Principles.
Lecture 3: Computer Performance

Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Lecture 1: Performance EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2013, Dr. Rozier.
Operation Frequency No. of Clock cycles ALU ops % 1 Loads 25% 2
MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.
CDA 3101 Fall 2013 Introduction to Computer Organization Computer Performance 28 August 2013.
10/19/2015Erkay Savas1 Performance Computer Architecture – CS401 Erkay Savas Sabanci University.
Performance David Monismith Jan. 16, 2015 Based on notes from Dr. Bill Siever and from the Patterson and Hennessy Text.
Performance.
CDA 3101 Discussion Section 09 CPU Performance. Question 1 Suppose you wish to run a program P with 7.5 * 10 9 instructions on a 5GHz machine with a CPI.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Computer Performance Computer Engineering Department.
Performance Lecture notes from MKP, H. H. Lee and S. Yalamanchili.
CPU Performance using Different Parameters CS 250: Andrei D. Coronel, MS,CEH,PhD Cand.
Copyright Hesham El-Rewini1 Speedup S = Speed(new) / Speed(old) S = Work/time(new) / Work/time(old) S = time(old) / time(new) S = time(before improvement)
Performance Enhancement. Performance Enhancement Calculations: Amdahl's Law The performance enhancement possible due to a given design improvement is.
CS /02 Semester II Help Session IIA Performance Measures Colin Tan S
Review Introduction to Computer System, Fall (PPI, FDU)
4. Performance 4.1 Introduction 4.2 CPU Performance and Its Factors
Chapter 4. Measure, Report, and Summarize Make intelligent choices See through the marketing hype Understanding underlying organizational aspects Why.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Computer Performance. Hard Drive - HDD Stores your files, programs, and information. If it gets full, you can’t save any more. Measured in bytes (KB,
Performance 9 ways to fool the public #1 – Reporting Results.
Additional Examples CSE420/598, Fall 2008.
תרגול מס' 1: פרמטרים של הערכת ביצועים חוק אמדל
EECS 370 Discussion smbc-comics.com.
Performance. Moore's Law Moore's Law Related Curves.
Compilers can have a profound impact on the performance of an application on given a processor. This problem will explore the impact compilers have on.
Computer Architecture & Operations I
CS 286 Computer Architecture & Organization
Computer Architecture & Operations I
Lecture: Pipelining Basics
CSCE 212 Chapter 4: Assessing and Understanding Performance
BACK SOLUTION:
'. \s\s I. '.. '... · \ \ \,, I.
CS170 Computer Organization and Architecture I
Set-Associative Cache
CMSC 611: Advanced Computer Architecture
Central Processing Unit
المدخل إلى تكنولوجيا التعليم في ضوء الاتجاهات الحديثة
Solutions Chapter 1.
EDLC(Embedded system Development Life Cycle ).
' '· \ ·' ,,,,
Morgan Kaufmann Publishers Computer Performance
Performance Cycle time of a computer CPU speed speed = 1 / cycle time
1.4.2 [5] <1.4> What is the global CPI for each implementation?
CMSC 611: Advanced Computer Architecture
Learning Objectives To be able to describe the purpose of the CPU
Performance Models And Evaluation
Performance Lecture notes from MKP, H. H. Lee and S. Yalamanchili.
Performance.
Procedure Return Predictors
Presentation transcript:

Exercise 1.3.4 – 1.3.6 Given information in the following table: 1.3.4 [10] <1.4> Find the IPC (instructions per cycle) for each processor? 1.3.5 [5] <1.4> Find the clock rate for P2 that reduces its execution time to that of P1? 1.3.6 [5] <1.4> Find the number of instructions for P2 that reduces its execution time to that of P3? Processor Clock rate No. Instruction Time P1 3 GHz 20.00E+09 7 s P2 2.5 GHz 30.00E+09 10 s P3 4 GHz 90.00E+09 9 s

IPC means Instructions per Clock Cycle. From: Solution 1.3.4 IPC means Instructions per Clock Cycle. From: CPU-Time = IC x CPI x Clock Cycle Time = (IC x CPI)/Clock Rate Used for: IPC = 1/CPI = IC/(CPU-Time x Clock Rate) IPC(P1) = (20.00E+09)/(7s x 3.00E+09) = 20/21 = 0.95 IPC(P2) = (30.00E+09)/(10s x 2.50E+09) = 30/25 = 1.2 IPC(P3) = (90.00E+09)/(9s x 4.00E+09) = 90/36 = 2.5 Return

IPC means Instructions per Clock Cycle. From: Solution 1.3.5 IPC means Instructions per Clock Cycle. From: CPU-Time = IC x CPI x Clock Cycle Time = (IC x CPI)/Clock Rate Used for: CPU-Timeold = (ICold x CPIold)/(Clock Rateold) CPU-TimeNew = (ICNew x CPINew)/(Clock RateNew) Clock RateNew =(CPU-Timeold) x ICold x CPIold Clock Rateold = (CPU-TimeNew) x ICold x CPIold Clock RateNew = (10s/7s) x 2.5 GHz = 3.57 GHz Return

IPC means Instructions per Clock Cycle. From: Solution 1.3.6 IPC means Instructions per Clock Cycle. From: CPU-Time = IC x CPI x Clock Cycle Time = (IC x CPI)/Clock Rate Used for: CPU-Timeold = (ICold x CPIold)/(Clock Rateold) CPU-TimeNew = (ICNew x CPINew)/(Clock RateNew) and CPIold=CPINew ICNew = (9s/10s) x 30.00E+09 = 27.00E+9 Return