ECE 2140: SYSTEM-ON-CHIP DESIGN

Slides:



Advertisements
Similar presentations
1/1/ / faculty of Electrical Engineering eindhoven university of technology Managing complex designs Workshop on VLSI Design Using the Interactive Design.
Advertisements

Reliable Data Processor in VLSI
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Programmable Interval Timer
CS 151 Digital Systems Design Lecture 15 Magnitude Comparators and Multiplexers.
1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
SADDAPALLI RUDRA ABHISHEK
Application of NetFPGA in Network Security Hao Chen 2/25/2011.
4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.
1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
HW/SW Co-Design of an MPEG-2 Decoder Pradeep Dhananjay Kiran Divakar Leela Kishore Kothamasu Anthony Weerasinghe.
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD.
CMOS Design Methods.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
Class of Service Distribution SW/HW interface Clusters of VPUs Clusters of VPUs Clusters of VPUs LBS Arbitration Clusters of VPUs.
TANGO TANGO ALTERNATE NETWORK GRAPH ORGANIZER Olof Hellqvist Zak Blacher.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 April 11, 2006 Session 23.
Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 22 Memory Definitions Memory ─ A collection of storage cells together with the necessary.
Virtual-Channel Flow Control William J. Dally
CDA 4253 FPGA System Design Final Project Hao Zheng Comp Sci & Eng U of South Florida 1.
Po-Lung Chen (Dont block me) d091: Urban Transport System 2010/03/26 (1) d091: Urban Transport System Po-Lung Chen Team Dont Block Me, National Taiwan.
Digital Systems and Information Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
SOC & VLSI PROCESSOR Sumana Kumar 04/26/2011. SOC & VLSI Project : Network on chip Team : Processor team Group : Sumana Kumar Harold Yu Fu Lin Guidance.
Spring 08-Winter 09 semester Satellite Inner communication – SpaceWire & CAN Bus By: Michael Tsitrin, Asaf Modelevsky Instructor: Ina Ravkin הטכניון -
SOC&VLSI RAM and Memory Controller Peiyuan Wang 4/21/2011.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Networked Embedded Systems Pengyu Zhang & Sachin Katti EE107 Spring 2016 Lecture 11 Direct Memory Access.
Firmware development for the AM Board
ECE/CS 352 Digital Systems Fundamentals
System-on-Chip Design Homework Solutions
Backprojection Project Update January 2002
ECE 2140: SYSTEM-ON-CHIP DESIGN
Class Exercise 1B.
Overview Parallel Processing Pipelining
ECE 544 Protocol Design Project 2016
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
SOC & VLSI PROCESSOR Harold Yu Fu Lin Sumana Kumar 04/28/2011.
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
Xilinx ChipScope Pro Overview
Presentation On 8259 Made by Md Shabbir Hasan.
CS703 - Advanced Operating Systems
Instructor: Prof. Levitan, Prof. Jones Student: Xinyu Yi
Programmable Interrupt Controller 8259
..
Ravi Kiran Yalamanchili Sathish Krishne Gowda
Ravi Kiran Yalamanchili Sathish Krishne Gowda
RTL Design Methodology
Web-based Console for Controlling a Wireless Sensor Network (WeConWSN)
شبكات الحاسب COMPUTER NETWORKS د. نسرين بابكر.
CS 140 Lecture 16 Professor CK Cheng 11/21/02.
P4FPGA : A Rapid Prototyping Framework for P4
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Word Assembly from Narrow Chips
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
Wireless Embedded Systems
Presentation by Ebele Esimai
Preliminary design of the behavior level model of the chip
CSE 140 Lecture 16 System Designs
Presentation transcript:

ECE 2140: SYSTEM-ON-CHIP DESIGN Ravi Kiran Yalamanchili APRIL,26th.2011

PROJECTS WORKED ON: BUFFER ARBITER NETWORK INTERFACE CONTROLLER( NIC ) ADVANCE HIGH-PERFORMANCE BUS( AHB)

BUFFER TEAM LEAD: SATHISH GOWDA PROJECTS DESCRIPTION : To design and implement a Buffer block ( i.e. RAM, FIFO, etc.) to which 32 bit data can be written and stored. CONTRUBUTION: WORKED ON TESTING AND DEBUGGING THE BUFFER BLOCK

ARBITER TEAM LEAD: SATHISH GOWDA PROJECTS DESCRIPTION : To design an arbitration block which resolves the conflicts between the 5 input data at a particular node. CONTRUBUTION: Worked on Design, Implementation, Synthesis and Testing of the Conflict Resolution Block (CRB). Also worked on the Routing Algorithm which determines the direction of transfer of the input data depending on its destination.

NETWORK INTERFACE CONTROLLER TEAM LEAD: RAVI KIRAN YALAMANCHILI PROJECTS DESCRIPTION : To Design and implement a network interface controller block ( NIC ) CONTRUBUTION: Worked on Design, Implementation, Synthesis and Testing of the Splitter and Combiner logic blocks in the NIC.

ADVANCE HIGH-PERFORMANCE BUS ( AHB) TEAM LEAD: JEFF PROJECTS DESCRIPTION : To Design and implement a Advance High-Performance Bus ( AHB ) CONTRUBUTION: Worked on Design of the NIC to Bus Interface and Bus interface to NIC logic design blocks.

ACCOMPLISHMENT/LEARNING Achieved in designing a “GOOD” design for the Buffer, Arbiter, NIC which was successful in running at 100MHz for Post Synthesis analysis.

ACKNOWLEDGEMENT Dr Jones and Dr Levitan for guidance Mike Rogers for Arbiter ( VLSI part ) Sathish Gowda (team lead) All other classmates

Thank you