DIGI-260 Digital Devices and Applications

Slides:



Advertisements
Similar presentations
A presentation on Counters (second)
Advertisements

Logic Circuits Design presented by Amr Al-Awamry
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Basic Circuits TEST YOUR BRAIN!.
التصميم المنطقي Second Course
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
M.S.P.V.L. Polytechnic College, Pavoorchatram
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
Lecture 1 Combinational Logic Design & Flip Flop 2007/09/07 Prof. C.M. Kyung.
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Synch 1.1 Synchronous Counters 1 ©Paul Godin Created January 2008.
Counter Classification Count modulus (MOD) – total number of states in the counter sequence Counter triggering technique – positive edge or negative edge.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
CHAPTER 8 - COUNTER -.
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
Sequential logic circuits
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Basic terminology associated with counters Technician Series
Latches and Flip-Flops
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
TITLE: 555 Timer OM INSTITUTE OF TECHNOLOGY Subject: Analog Electronics ( ) Semester: 03 Prepared By:
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
LATCHES AND FLIP-FLOPS
LATCHED, FLIP-FLOPS,AND TIMERS
Summary Latch & Flip-Flop
EI205 Lecture 8 Dianguang Ma Fall 2008.
EKT 124 MUX AND DEMUX.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Who Wants to be an Electronics Millionaire?
Instructor: Alexander Stoytchev
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Figure 12-13: Synchronous Binary Counter
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
FLIP FLOPS.
Overview Introduction Logic Gates Flip Flops Registers Counters
Flip Flops.
Overview Introduction Logic Gates Flip Flops Registers Counters
Sequential Circuit - Counter -
Multivibrator.
Instructor: Alexander Stoytchev
Digital Fundamentals with PLD Programming Floyd Chapter 10
Digital Design Fundamentals
Chapter 6 -- Introduction to Sequential Devices
Instructor: Alexander Stoytchev
Lecture Part A Combinational Logic Design & Flip Flop
Asynchronous Counters 2
Lecture No. 24 Sequential Logic.
Computer Architecture and Organization: L02: Logic design Review
EET107/3 DIGITAL ELECTRONICS 1
Chapter 8 Counters Changjiang Zhang
Latches and Flip-Flops 1
Electronics for Physicists
Latches and Flip-Flops
Thought of the Day To be what we are, and to become
FLIP-FLOPS.
DIGI-210 Review 2 Counters, Coders, Monos ©Paul Godin
Basic terminology associated with counter and sequential circuits.
Chapter 5 Sequential Circuits.
Sequential Digital Circuits
Presentation transcript:

DIGI-260 Digital Devices and Applications Review of DIGI-210 Digital Fundamentals ©Paul Godin January 2008

Complete the following table Inputs 1

Determine the Boolean Equation, convert to basic gates and complete the truth table Y 1

Define and provide examples (1) Binary Hexadecimal Complimentary Truncate Astable state Edge triggering

Define and provide examples (2) Multivibrator Glitch Modulus Toggle Monostable

State the difference between both terms Encoders and Decoders SR Latch and an SR Flip-Flop Multiplexer and Demultiplexer Synchronous and Asynchronous MSB and LSB

Complete the following Timing Diagram (1)

Complete the following Timing Diagram (2)

Complete the following Timing Diagram (3) and determine the count sequence

Calculate the values (1) For the adjacent circuit calculate the value of R given:   Vout = 0.2 Volts VF = 1.5 Volts IMAX = 20 mA Vcc = 5.0 Volts Vcc

Calculate the values (2) Calculate the value of the resistor in a monostable circuit given k-factor = 1.2 C = 100μF TW = 2 seconds

©2008 PGodin prgodin@gmail.com END ©2008 PGodin prgodin@gmail.com