Graphène et BN bientôt inséparables ?

Slides:



Advertisements
Similar presentations
What is graphene? In late 2004, graphene was discovered by Andre Geim and Kostya Novoselov (Univ. of Manchester) Nobel Prize in Physics Q1. How.
Advertisements

Quasi-vdW epitaxy of GaAs on Si Darshana Wickramaratne 1, Y. Alaskar 2,3, S. Arafin 2, A. G. Norman 4, Jin Zou 5, Z. Zhang 5, K.L Wang 2, R. K. Lake 1.
Graphene & Nanowires: Applications Kevin Babb & Petar Petrov Physics 141A Presentation March 5, 2013.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Graphene Castro-Neto, et al. Rev. Mod. Phys. 81 (2009) 109
Introduction SiC substrate Process Expitaxial graphene on Si – face Expitaxial graphene on C – face Summary Graphene synthesis on SiC.
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
Optics on Graphene. Gate-Variable Optical Transitions in Graphene Feng Wang, Yuanbo Zhang, Chuanshan Tian, Caglar Girit, Alex Zettl, Michael Crommie,
Lecture #3 OUTLINE Band gap energy Density of states Doping Read: Chapter 2 (Section 2.3)
Mobility Chapter 8 Kimmo Ojanperä S , Postgraduate Course in Electron Physics I.
Wide Bandgap Semiconductor Detectors for Harsh Radiation Environments
The Devices: Diode.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Network for Computational Nanotechnology (NCN) Purdue, Norfolk State, Northwestern, MIT, Molecular Foundry, UC Berkeley, Univ. of Illinois, UTEP NEMO5.
ELECT /01/03 SiC basic properties The basic properties of SiC makes it a material of choice for fabricating devices operating at high power and high.
Crystal Growth of III/V Semiconductor Nanowires Kobi Greenberg.
指導教授:劉致為 博士 學生:魏潔瑩 台灣大學電子工程學研究所
Grace Xing---EE30357 (Semiconductors II: Devices) 1 EE 30357: Semiconductors II: Devices Lecture Note #19 (02/27/09) MOS Field Effect Transistors Grace.
JFETs, MESFETs, and MODFETs
Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm.
MURI kick-off: 5/10/05 Total-Dose Response and Negative-Bias Temperature Instability (NBTI) D. M. Fleetwood Professor and Chair, EECS Dept. Vanderbilt.
Epitaxial superconducting refractory metals for quantum computing
Raman Enhancement Effect on Two-dimensional Layered Materials: Graphene, h-BN, and MoS 2 Mildred Dresselhaus, Massachusetts Institute of Technology, DMR.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
The design of dielectric environment for ultra long lifetime of graphene plasmon Dr. Qing Dai 22/10/2015.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Lecture 1 OUTLINE Semiconductors, Junction, Diode characteristics, Bipolar Transistors: characteristics, small signal low frequency h-parameter model,
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
Saptarshi Das, PhD 2. Adjunct Birck Research Scholar Birck Nanotechnology Center Purdue University West Lafayette, Indiana Post-doctoral Research.
A Reliable Approach to Charge-Pumping Measurements in MOS- Transistors Paper Presentation for the Students Seminar Andreas Ritter –
Fatemeh (Samira) Soltani University of Victoria June 11 th
First steps towards the PhD thesis
MOSFET Device Simulation
ACADEMIC AND SCIENTIFIC WORK ROBERTO PINEDA GÓMEZ
Electrical contacts to two dimensional semiconductors
Tunnel FETs Peng Wu Mar 30, 2017.
Nitride semiconductors and their applications
Barrier Current Flow in Nitride Heterostructures
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
“Semiconductor Physics”
Riphah International University, Lahore
4H-SiC substrate preparation - graphitization
Metal nanoparticle embedded floating gate memory based on MoS2 with polymer tunneling dielectric layer. Myung Hun Woo1, Byung Chul Jang1, Junhwan Choi2,
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
A p-n junction is not a device
Read: Chapter 2 (Section 2.3)
Electronic properties in moiré superlattice
Lecture 19 OUTLINE The MOSFET: Structure and operation
EECS143 Microfabrication Technology
Strained Silicon MOSFET
Search for Superconductivity with Nanodevices
Basic Semiconductor Physics
Layer Transfer Using Plasma Processing for SMART-Wafer
Introduction to Materials Science and Engineering
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
More Wave Equation Solutions Leading To Energy Bands 23 and 25 January 2017.
Nonlinear response of gated graphene in a strong radiation field
Aim: What are the four types of solids?
More Wave Equation Solutions Leading To Energy Bands 3 and 5 February 2014.
Hong Zhou, Jinhyun Noh, and Peide D. Ye Motivation
C. Kadow1, H.-K. Lin1, M. Dahlstrom1, M. Rodwell1,
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
More Wave Equation Solutions Leading To Energy Bands 2 and 4 February 2015.
Lecture 1 OUTLINE Basic Semiconductor Physics Reading: Chapter 2.1
More Wave Equation Solutions Leading To Energy Bands 30 January And 1 February 2019.
Epitaxial Deposition
Illustration of MIS-C and the characterization of the device structure
Fig. 2 Electrical and scanning probe characterization.
Beyond Si MOSFETs Part 1.
Presentation transcript:

Graphène et BN bientôt inséparables ? "Le BN sera au graphène ce que le SiO2 est au Si, en mieux !" Ou encore : "Si le graphène sert un jour à quelque chose, ce sera grâce au BN !" (P. Dollfus, 13 octobre 2011) Institute for Fundamental Electronics, CNRS, University of Paris-Sud, Orsay, France http://computational-electronics.ief.u-psud.fr/

The best : suspended graphene T = 5 K SiO2 substrate: µmax = 25000 cm2/Vs Suspended: µmax = 230000 cm2/Vs

But,…  However, suspended graphene is not suitable for applications Need for insulating substrate  Standardly used substrate: SiO2 - Compatible with standard processing facilities  - Many problems or limitations (mobility):  - surface roughness - scattering by charged surface states and impurities  Epitaxial Graphene on SiC - Mobility not better than for G reported on SiO2 - Thickness (number of layers) difficult to control - Poor uniformity - Possibility of bandgap ?? (controversy)

The advantages of h-BN substrates  The future of graphene: h-BN substrate Xue, Nature Mat. 2011 Same lattice structure, very small lattice mismatch (1.7%) - Free of dangling bonds and surface charge traps - Smooth surface - EG (BN) = 5.97 eV Giovanetti, PRB 2007 (+ bandgap opening in graphene: 53 meV)

The advantages of h-BN substrates Monolayer: µ = 60000 cm2/Vs (electrons) and Bilayer: µ = 60000 cm2/Vs (electrons) and 80000 cm2/Vs (holes) EG  0

Avoiding mechanical transfer ? Yes ! et al. Et ça marche…

Avoiding mechanical transfer ? Yes  h-BN as gate insulator (even double-gate ?)

Graphene / h-BN stacks (other information in Zhao Physica E 43 (2010) 440

Towards graphene/h-BN heterostructures

Graphene/h-BN heterostructures

Graphene/h-BN heterostructures

Future works ? By means of tight-binding description of the full device  Graphene transistors with single or double BN gate  RTD in in-plane G-BN-G-BN-G structures Alternative to: - nanostructuration of GNRs with different sections - doping to generate barriers