S. Baron - BE/BI-PH-ESE GBT/VL meeting

Slides:



Advertisements
Similar presentations
Small Form-factor Versatile Transceiver (SF-VTRx)
Advertisements

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
Hardware Connections for DAQ- FPGA Interface Interface for Driver / Data Acquisition Board P09311 David Howe.
Follow-up meeting of the Administrative Agreement between FCT and CERN Vicente Leitão, Pedro (PH/ESE-ME, joined in May 2013) Supervisor: Moreira, Paulo.
Power supply planning for upgrade OT  Scintillating Fibre Wilco Vink On behalf of the SciFi group 19 May 2014.
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
AIDA annual meeting,Vienna, 26th March 2014Václav Vrba, Institute of Physics, Prague 1  design of sensors for production submission  design of the readout.
Motherboard (Main board)
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
Arduino. What is it? A open-source software suite and single-board microcontroller. Allows easy and affordable prototyping of microcontroller applications.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Ken Wyllie, CERN LHCb electronics, 3rd September LHCb Upgrade Electronics Meetings in 2015 (Thursday, 2pm, ): 8 th October 3 rd December.
Introduction to Design. Five Stage Electronic Design and Fabrication Process Design Stage Drawing Stage Experimentation Prototyping Stage Testing / Troubleshooting.
Design & test of SciFi FEB
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.
Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.
RADWG 4 TH TH JULY 2012 G. Spiezia (EN/STI/ECE)
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
JRA 1 Status Tobias Haas DESY 19 December EUDET SC Meeting, 19 December Brainstorming, 3/4 DESY 15 people present, 3 via VRVS 15 people present,
Standard electronics for CLIC module. Sébastien Vilalte CTC
Ken Wyllie, CERN LHCb electronics, 8th October LHCb Upgrade Electronics Meetings in 2015 (Thursday, 2pm): 3 rd December
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
Common Readout Unit (CRU) workshop CERN Mars 2016
The UT Electronics Slice Test Plan & Preparation At Syracuse
The Jülich Digital Readout System for PANDA Developments
Computer systems is a 10-credit unit
Edited by : Noor Al-Hareqi
Mapping Robot Department of Electrical & Computer Engineering
By: Brian Johnson, AB6UI 20 Sept 2017
Markus Friedl (HEPHY Vienna)
Online RadFET reader for beam loss monitoring system
Next generation rad-hard links
Update of MVD services and requests
- PANDA EMC Readout System
Production Firmware - status Components TOTFED - status
CPU1 Block Specifications
Student Meeting Jose Luis Sirvent PhD. Student 27/01/2014
Introduction LOI Hardware activities and GBT Simulations
UT Optical Connections
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
LHCb electronics, 12th June 2014
LHCb electronics, 13th October 2016
TTC System Status May 2007 System overview Production Status
On Behalf of the GBT Project Collaboration
Arduino and Design of Embedded Applications
Programmable Logic Controllers (PLCs) An Overview.
The New RAPID TPM A NEW PLATFORM FOR TURBO PETROL ENGINES Leading name in the world of the additional module applied to Turbo Diesel engines for over.
Edited by : Noor Al-Hareqi
Dual Power MOSFETs in Single Hermetic LCC-6 Surface Mount Package
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
iJx Series Application Note
Edited by : Noor Al-Hareqi
Physical Implementation
By Hussein Alhashimi.
LIU BWS Firmware status
Presentation transcript:

S. Baron - BE/BI-PH-ESE GBT/VL meeting The VLDB 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

Versatile Link Demo Board Why? Reference for further designs Schematics Layout Full scale system test of the GBT chipset All the GBT chipset ASICs mounted on one single board GBTx SCA VTRx DC-DC Allow extended radiation tests of the full system All the chips located on the same area Characterize the versatile link with the GBTx Ease the tests of FE chips prototypes with a real GBT chipset Simple connectivity via HDMI One e-link per HDMI connector Ease beam tests 100% rad-hard design for beam tests No other active devices Provide a GBTx programmer board I2C configuration Fuse programming Socket footprint available 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

Versatile Link Demo Board What? 100% rad hard components 1 GBTx 1 VTRX 1 SCA 2 FEASTMP 20 FE e-link HDMI 3 GBTx-SCA e-link HDMI Various connectors and switches for control I2C connectors E-fuse programming Some extra boards on top of it 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

Versatile Link Demo Board What? Analog DAUGTHER BOARD Digital DAUGTHER BOARD USB - I2C DONGLE HDMI loopback test board E-link FMC 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

VLDB - Production plans 1/2 When? Prototypes: Versatile link demo board: 3 protos with latest GBTx, boards expected next week Daughter boards: idem Loopback HDMI boards: 20 USB-I2C dongle: prototypes available. Microprocessor software is now being modified. Drivers available, to be tested. 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

VLDB - Production plans 2/2 When? Batch 1: To be launched in February after prototype validation Only with GBTx, DCDC and passive components Delivered with the USB-I2C dongle No optical device delivered (up to the user) Batch 2: Idem + SCA If SCA available soon enough, Batch1 and 2 may be launched together Reference design to be released once the design has been validated Web page: https://espace.cern.ch/GBT-Project/VLDB/default.aspx EDMS: EDA-03076-V1-0 We will contact the potential users via the GBTx_news mailing list this month to gather the requests 03/02/2015 S. Baron - BE/BI-PH-ESE GBT/VL meeting

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.