Analog FE circuitry simulation

Slides:

Advertisements

Similar presentations

The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.

Advertisements

Sci-Fi tracker for IT replacement 1 Lausanne 9. December 2010.

INSTITUT MAX VON LAUE - PAUL LANGEVIN Fast Real-time SANS Detectors Charge Division in Individual, 1-D Position- sensitive Gas Detectors Patrick Van Esch.

1 LHCb CALO commissioning meeting Anatoli Konoplyannikov /ITEP/ Proposal of the ECAL CW base modification + Anatoli, Michail ( Michail Soldatov.

Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.

BTeV RICH HV System. The RICH HV System Power One 24V – 1.2A TNG Matsusada HVPS HPD.

Microwave Interference Effects on Device,

Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.

Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.

Analogue Electronics II EMT 212/4

Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.

16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.

ECAL FEE and DAQ Yury Gilitsky IHEP. PHENIX EMCAL PERFORMANCE.

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

1 Status of the calorimeter PMT’s time alignment LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Introduction Development status of the PMT time.

Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,

1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.

LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.

Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.

Chapter 1 Introduction to Electronics

Dual PD Amp Circuit Board Test Results By Alexa Staley LIGO G v1 1.

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.

BI day /12/00 1 PIPOS Project (TT2 & TT10) (Beam performances) G. Vismara  Present situation  Proposals  Beam parameters  Technical solution.

January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.

7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.

1 LHCb meeting Anatoli Konoplyannikov Introduction Which HV to be set before beam will come? Needed Constants PVSS data point type (DPT) format.

ASIC Activities for the PANDA GSI Peter Wieczorek.

Meeting from Mai 10th at ETHZ ArgonTube electronics Charge amplifier or linear amplifer ? Front end module Max Hess.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

1 Overview of the HCAL LED monitoring PRR note CALO meeting Anatoli Konoplyannikov ABSTRACT In this note the design and integration of the LED.

Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.

CHEF 2013 – 22-25th April 2013 – Paris LHCb Calorimeter Upgrade Electronics E. Picatoste (Universitat de Barcelona) On behalf of the LHCb group.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

Calorimeter upgrade meeting – LAL /Orsay – December 17 th 2009 Low noise preamplifier Upgrade of the front end electronics of the LHCb calorimeter.

1 ECAL/PRS quality check with LED system Outline  Introduction, how to use LED time scan data for a detector quality check;  Last collected data of the.

DHCAL Jan Blaha R&D is in framework of the CALICE collaboration CLIC08 Workshop CERN, 14 – 17 October 2008.

1 ECS CALO LED Control System CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  Introduction  Calorimeter ECS LED monitoring.

CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.

R&D status of the very front end ASIC Tilecal week (7 October 2011) François Vazeille Jacques Lecoq, Nicolas Pillet, Laurent Royer and Irakli Minashvili.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

FEE for Muon System (Range System) Status & Plans G.Alexeev on behalf of Dubna group Turin, 16 June, 2009.

Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.

Flex Cable Readout unit Si Sensor 256 analog lines Interconnect board NCC signal packaging concept PA board -This is the calorimeter – all pads in the.

Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.

1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.

1 XCAL LED quality check and time alignment consideration CALO meeting Anatoli Konoplyannikov [ITEP / LAPP] Outline  CALO sub-detector status.

21 November 2003Jacques Lefrancois1 HOSTING ELECTRONICS AND CONNECTIVITY Role of calorimeter system: Level 0 trigger +  reconstruction +e/  id. Level.

Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.

PreShower Characterisations

A General Purpose Charge Readout Chip for TPC Applications

Calorimeter Mu2e Development electronics Front-end Review

ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,

CTA-LST meeting February 2015

KRB proposal (Read Board of Kyiv group)

PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)

L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

Calorimeter Upgrade Meeting

Electronics for the E-CAL physics prototype

Electronics: Demod + 4Q FE

LHCb calorimeter main features

SKIROC status Calice meeting – Kobe – 10/05/2007.

High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype

The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff

ASPID (Application of Silicon Photomultipliers to Imaging Detectors)

Presented by T. Suomijärvi

Presentation transcript:

Analog FE circuitry simulation PSPICE simulation of the possible implementation of the FE analog part for ECAL/HCAL electronics has been done. This is a case of “Discrete solution” mentioned by Frederic on the last Calorimeter Upgrade Meeting. The PSPICE analysis includes the simulation of a total electronic chain: photo-tube, coax cable (PMT - FE), cable matching load resistance, input amplifier, clipping circuitry and output integrator connected to ADC. Main features of the simulation are mentioned below: The real PMT signals are used for simulation. They were collected in 2003 with first detector modules at the CERN beam test zone. The PCPICE model of the 12 meter length coax cable is similar with real cable type. Model of the fast low-noise operational amplifier CLC425 is used, but it is an obsolete version and now a new improved replacement LMH6626 (dual channel) is available. (Input noise for CLC425 is 1.05 nV/sqrt(Hz) and 0.92 nV/sqrt(Hz) for LMH6626). The circuit performance will be better with new component. Clipping and integration delay lines are simulated by a piece of cable. Simple analog switch could be used for changing an amplification range of the circuitry (x2 factor is shown on slide). A short circuit consideration is presented on the last slide. Simulated circuitry is satisfied needed requirements, but of course a verification by prototyping will be useful. 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]

Analog FE circuitry simulation HCAL signal shapes on 80 GeV electron response. (1 – non clipped; 2 – clipped signal) HCAL signal shapes on 50 GeV pion response. (non clipped signal) Applied for simulation signal shapes were obtained (recorded by scope) during the HCAL/ECAL modules test beam study in 2003. 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]

Analog FE circuitry simulation Input ADC Simulated circuitry of the analog chain of the FE electronics. 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]

Analog FE circuitry simulation Flat top Residual level Integrator-shaper output response on 50 pC PMT signal charge. The integrator signal “flat top” is about 3 ns and residual level less than 1 %. 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]

Analog FE circuitry simulation Spectral current noise at the input (on PMT anode) Spectral voltage noise at the output Total noise voltage at the output Noise characteristics of the analog circuitry. Total output voltage noise is less than 0.4 mV. (about 1.2 counts for a 12 bit ADC with input range of about 1300 mV) 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]

Analog FE circuitry simulation Circuit consideration OA LMH6626 main characteristics: Gain bandwidth (LMH6624) 1.5GHz; Input voltage noise 0.92nV/sqrt(Hz); Input offset voltage (limit over temp) 700uV Supply voltage range (dual supply) ±2.5V to ±6V Room on the PCB: The LMH6626 is offered in SOIC-8 and MSOP-8 packages. Dimension of SOIC-8 is 5 mm x 6 mm. Two packages of OA per FE channel take small room. More room will be needed for two delay lines. In my opinion, the needed room on the FE board is less or the same as on the existing FE board. Power consumption: Supply current for each OA is 12 mA. In total about 50 mA per a FE channel will be needed and about 1.6 A per 32 channel board. Price estimation: Each front-end channel will be equipped with two LMH6626 chips (price for one chip is $ 2.05), two delay lines 10 ns and 25 ns (the type of the delay line could be as for the present FE boards), resistors and capacitors. Total component price per channel will be about $ 10 (in case if delay line price is about $ 2). 8.04.2009 Anatoli Konoplyannikov [ITEP / LAPP]