DC Characteristics of a CMOS Inverter

Slides:

Advertisements

Similar presentations

DC Characteristics of a CMOS Inverter

Advertisements

Courtesy : Prof Andrew Mason CMOS Inverter: DC Analysis By Dr.S.Rajaram, Thiagarajar College of Engineering.

DC Characteristics of a CMOS Inverter A complementary CMOS inverter consists of a p-type and an n-type device connected in series. The DC transfer characteristics.

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.

Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.

Chapter 6 The Field Effect Transistor

UNIT -V IC MOSFET Amplifiers.

Lecture 3 Static properties (VTC and noise margins)

CHAPTER 2 Forward Biased, DC Analysis AC Analysis Reverse Biased

Lecture 05: Static Behaviour of CMOS Inverter

Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2003 Lecture 04: CMOS Inverter (static view) Mary Jane.

The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.

VLSI System Design DC & Transient Response

Field Effect Transistors: Operation, Circuit Models, and Applications

Static and Transient Analysis of Gates

Recall Last Lecture Common collector Voltage gain and Current gain

ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network

The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518

DMT 241 – Introduction to IC Layout

ENEE 303 2nd Discussion.

VLSI Design CMOS Inverter UNIT II :BASIC ELECTRICAL PROPERTIES

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Recall Last Lecture The MOSFET has only one current, ID

Pass Transistor Logic We want to transfer a logic 1 using the circuit below. Assume Vin = VDD, Vg makes a transition from 0V to VDD and at t=0 Vx = 0V.

Electronic Circuits Laboratory EE462G Lab #6

MOS Inverters 1.

CMOS Inverter First Glance

Field effect Transistors: Operation, Circuit, Models, and Applications

Lecture 19 OUTLINE The MOSFET: Structure and operation

Day 20: October 17, 2014 Ratioed Logic

Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.

Notes on Diodes 1. Diode saturation current:

Week 9a OUTLINE MOSFET ID vs. VGS characteristic

CMOS Inverter Using PSpice

NMOS Inverter UNIT II : BASIC ELECTRICAL PROPERTIES Sreenivasa Rao CH

DC & Transient Response

Basic electrical properties

The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731

Design of Combinational Logic

Prof. Hsien-Hsin Sean Lee

Introduction to CMOS VLSI Design Lecture 5: DC & Transient Response

MOSFET – Common-Source Amplifier

VLSI Lay-out Design.

Recall Last Lecture The MOSFET has only one current, ID

Chapter 7 Complementary MOS (CMOS) Logic Design

Digital Integrated Circuits CMOS I: Static Characteristics

V.Navaneethakrishnan Dept. of ECE, CCET

Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:

UNIT-II Stick Diagrams

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

Types of Amplifiers Common source, input pairs, are transconductance

The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518

Week 9a OUTLINE MOSFET ID vs. VGS characteristic

The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731

Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET

MOS Transistors CMOS Inverter and Logic Families

Lecture #17 (cont’d from #16)

CP-406 VLSI System Design CMOS Transistor Theory

Lecture 5: DC & Transient Response

Regions of Operation Vg VDD Vds/L = 1V/um Vd Vds = Vgs-Vt Vd VDD VDD

Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Recall Last Lecture The MOSFET has only one current, ID

The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 518

Lecture #18 OUTLINE Reading Continue small signal analysis

JFET Junction Field Effect Transistor.

Chapter 4 Field-Effect Transistors

Presentation transcript:

DC Characteristics of a CMOS Inverter A complementary CMOS inverter consists of a p-type and an n-type device connected in series. The DC transfer characteristics of the inverter are a function of the output voltage (Vout) with respect to the input voltage (Vin). The MOS device first order Shockley equations describing the transistors in cut-off, linear and saturation modes can be used to generate the transfer characteristics of a CMOS inverter. Plotting these equations for both the n- and p-type devices produces the traces below.

IV Curves for nMOS

PMOS IV Curves

DC Characteristics of a CMOS Inveter The DC transfer characteristic curve is determined by plotting the common points of Vgs intersection after taking the absolute value of the p-device IV curves, reflecting them about the x-axis and superimposing them on the n-device IV curves. We basically solve for Vin(n-type) = Vin(p-type) and Ids(n-type)=Ids(p-type) The desired switching point must be designed to be 50 % of magnitude of the supply voltage i.e. VDD/2. Analysis of the superimposed n-type and p-type IV curves results in five regions in which the inverter operates. Region A occurs when 0 leqVin leq Vt(n-type). The n-device is in cut-off (Idsn =0). p-device is in linear region, Idsn = 0 therefore -Idsp = 0 Vdsp = Vout – VDD, but Vdsp =0 leading to an output of Vout = VDD. Region B occurs when the condition Vtn leq Vin le VDD/2 is met. Here p-device is in its non-saturated region Vds neq 0. n-device is in saturation Saturation current Idsn is obtained by setting Vgs = Vin resulting in the equation:

CMOS Inverter DC Characteristics

CMOS Inverter Transfer Characteristics In region B Idsp is governed by voltages Vgs and Vds described by: Region C has that both n- and p-devices are in saturation. Saturation currents for the two devices are: Region D is defined by the inequality p-device is in saturation while n-device is in its non-saturation region. Equating the drain currents allows us to solve for Vout. (See supplemental notes for algebraic manipulations).

CMOS Inverter Static Charateristics In Region E the input condition satisfies: The p-type device is in cut-off: Idsp=0 The n-type device is in linear mode Vgsp = Vin –VDD and this is a more positive value compared to Vtp. Vout = 0 nMOS & pMOS Operating points Vout =Vin-Vtp A VDD B Vout =Vin-Vtn Both in sat C nMOS in sat Output Voltage pMOS in sat D E VDD/2 VDD+Vtp VDD Vtp Vtn