CTA general meeting, Chicago, 28 May-2 Jun, 2013

Slides:



Advertisements
Similar presentations
Exploiting VERITAS Timing Information J. Holder a for the VERITAS Collaboration b a) School of Physics and Astronomy, University of Leeds, UK b) For full.
Advertisements

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
F. Goebel, MPI München, 4 May 2006, Berlin Florian Goebel Max-Planck-Institut für Physik (Werner-Heisenberg-Institut) München for the MAGIC collaboration.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Lead Fluoride Calorimeter for Deeply Virtual Compton Scattering in Hall A Alexandre Camsonne Hall A Jefferson Laboratory October 31 st 2008.
Design for Wide FOV Cherenkov telescope upgrading THE 2 nd WORKSHOP OF IHEP Shoushan Zhang Institute of High Energy Physics.
Front-End Electronics for G-APDs Stefan Ritt Paul Scherrer Institute, Switzerland.
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
A Multi-Threshold Method for TOF-PET Signal Processing Heejong Kim 1, Chien-Min Kao 1, Qingguo Xie 1, Chin-Tu Chen 1, Octavia Biris 2, Jialin Lin 2, Fukun.
Jornadas CPAN – 14 th October 2014 – Sevilla SiUB Electronics Instrumentation Development and ASIC Design Lluís Garrido Universitat de Barcelona.
Update on works with SiPMs at Pisa Matteo Morrocchi.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
PMT AFTERPULSE STUDIES By Ugur Akgun The University of Iowa.
CTA-LST Large Size Telescope M. Teshima for the CTA Consortium Institute for Cosmic Ray Research, University of Tokyo Max-Planck-Institute for Physics.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
A. Calcaterra, R. de Sangro, G. Felici, G. Finocchiaro, P. Patteri, M. Piccolo INFN LNF XIII SuperB General Meeting DCH-I parallel session Elba, 30 May.
H.Ohoka, H.Kubo, M.Aono, Y.Awane, A.Bamba, R.Enomoto, D.Fink, S.Gunji, R.Hagiwara, M.Hayashida, M.Ikeno, S.Kabuki, H.Katagiri, K.Kodani, Y.Konno, S.Koyama,
 13 Readout Electronics A First Look 28-Jan-2004.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Dmitri Kotchetkov University of Hawaii at Manoa
The dynamic range extension system for the LHAASO-WCDA experiment
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Silicon microstrip detector for imaging of fast processes at high intensity synchrotron radiation beam. Budker INP V.Aulchenko1,2, L.Shekhtman1,2, B.Tolochko3,2,
TOF readout for high resolution timing for SoLID
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
14-BIT Custom ADC Board Rev. B
CTA-LST meeting February 2015
Data acquisition system for the Baikal-GVD neutrino telescope
Timing and fast analog memories in Saclay
LHAASO Electronics developments
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Low-power Wide-dynamic-range Readout System
KRB proposal (Read Board of Kyiv group)
Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
A Readout Electronics System for GEM Detectors
The WaveDAQ System for the MEG II Upgrade
Baikal-GVD (technical report)
Power pulsing of AFTER in magnetic field
Application of the 5 GS/s Waveform Digitizing Chip DRS4
TDC at OMEGA I will talk about SPACIROC asic
A First Look J. Pilcher 12-Mar-2004
Front-end electronic system for large area photomultipliers readout
Christophe Beigbeder/ ETD PID meeting
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
The Pixel Hybrid Photon Detectors of the LHCb RICH
Design and Test for Lumped Scheme of WCDA Readout Electronics
SiPM Readout ASIC LAPP Contribution
Department of Physics and Astronomy,
R&D status of a large HAPD
The New Readout Electronics for the SLAC Focusing DIRC Prototype (SLAC experiment T-492 ) L. L. Ruckman, G. S. Varner Instrumentation Development Laboratory.
BESIII EMC electronics
7-PMT cluster + Slow control + DRS4 readout system ver.3 by Dragon
Stefan Ritt Paul Scherrer Institute, Switzerland
MPPC for T2K Fine-Grained Detector
Presented by T. Suomijärvi
TOF read-out for high resolution timing
Ongoing R&D in Orsay/Saclay on ps time measurement: status of the USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton & J.Maalmi (LAL Orsay), E.Delagnes.
Readout electronics system for Laser TPC prototype
Presentation transcript:

CTA general meeting, Chicago, 28 May-2 Jun, 2013 Development of the Photomultiplier-Tube Readout System for the CTA Large Size Telescope H.Kubo1, R.Paoletti2, Y.Awane1, A.Bamba3, M.Barcelo4, J.A.Barrio5, O.Blanch4, J.Boix4, C.Delgado6, D.Fink7, D.Gascon8, S.Gunji9, R.Hagiwara9, Y.Hanabata10, K.Hatanaka1, M.Hayashida10, M.Ikeno11, S.Kabuki12, H.Katagiri13, J.Kataoka14, Y.Konno1, S.Koyama15, T.Kishimoto1, J.Kushida16, G.Martínez6, S.Masuda1, J.M.Miranda17, R.Mirzoyan7, T.Mizuno18, T.Nagayoshi15, D.Nakajima7, T.Nakamori9, H.Ohoka10, A.Okumura19, R.Orito20, T.Saito1, A.Sanuy8, H.Sasaki21, M.Sawada3, T.Schweizer7, R.Sugawara20, K.-H.Sulanke22, H.Tajima19, M.Tanaka11, S.Tanaka13, L.A.Tejedor5, Y.Terada15, M.Teshima7,10, F.Tokanai9, Y.Tsuchiya1, T.Uchida11, H.Ueno15, K.Umehara13, T.Yamamoto21 for the CTA Consortium23. We have developed a prototype of the PMT readout system for the Cherenkov Telescope Array (CTA) Large Size Telescope (LST). PMT signals from a 7-PMT cluster are amplified, and then the waveforms are recorded at a sampling rate of ~GHz using the Domino Ring Sampler DRS4, an analog memory ASIC developed at PSI. The charges, stored in capacitors of the DRS4 with 4096 capacitors per PMT, are digitized by an external ADC and then transmitted via FPGA-based Gigabit Ethernet. A prototype named Dragon has been developed that has successfully sampled PMT signals at a rate of 2 GHz, and generated single photoelectron spectra. 1Kyoto University, 2Università di Siena, and INFN Pisa, 3Aoyama Gakuin University, 4IFAE, 5GAE-UCM, 6CIEMAT, 7MPI für Physik, 8ICC-UB, 9Yamagata University, 10ICRR, The University of Tokyo, 11IPNS, KEK, 12Dept. of Radiation Oncology, Tokai University, 13Ibaraki University, 14Waseda University, 15Saitama University, 16Dept. of Physics, Tokai University, 17UCM-ELEC, 18Hiroshima University, 19STE, Nagoya University, 20The University of Tokushima, 21Konan University, 22DESY, 23see http://www.cta-observatory.org/?q=node/22 for full author & affiliation list, kubo@cr.scphys.kyoto-u.ac.jp 1. Overview of Readout System The Cherenkov Telescope Array (CTA) [1] is a next-generation VHE g-ray observatory with a factor of 10 improvement in sensitivity in the 100 GeV to 10 TeV range and extension to energies <100 GeV and >100 TeV. The large size telescopes (LST) with 23 m dishes [2] are located at the center of the array. Several thousand PMTs and their readout systems are arranged on the focal plane of each LST, with one readout system per 7-PMT cluster. We have so far developed three versions of prototypes of the PMT readout system for the CTA LST [3], using the DRS4 analog memory chip [4]. A third prototype version was developed to be downsized and reduce the cost for mass production. In this paper, we report the design and performance of the third version of the prototype. The third version (Fig. 1) consists of 7 PMTs (Hamamatsu R11920-100 [5], head-on type, 38 mm diameter, super-bialkali photocathode), Cockcroft-Walton circuit boards for high voltage supply to the PMT, preamplifier boards, a slow control board [6], and a DRS4 readout board. Total power consumption of the whole system (Fig. 1) is ~2 W per readout channel. 3. DRS4 Readout Board The DRS4 readout board (Fig. 3) has main amplifiers (Fig. 4), eight DRS4 chips (Fig. 5) for readout of high and low gain channels per PMT, ADCs for digitizing the signals from the DRS4 at a sampling frequency of 33 MHz, a DAC to control the DRS4, an FPGA, an 18Mbit SRAM, a Gigabit Ethernet transceiver (data is transmitted using SiTCP shown in Fig. 6), and a data I/O connector to the backplane. A Xilinx Vertex-4 FPGA was adopted in the version 2. In the version 3, a Xilinx Spartan-6 FPGA is used to reduce the cost for mass production. In addition, a digital level 0 (L0) trigger mezzanine [3] or analog level 0 (L0) and 1 (L1) trigger mezzanines [9] are mounted on the DRS4 board. Boards for distributing the L0/L1 trigger are placed at the backplane of the DRS4 board [9]. Figure 7 shows a prototype with three clusters of PMTs and their readout boards, which was constructed to develop a multicluster trigger [9]. A stereo trigger with the LST array is generated by coincidence of local triggers from the LST telescopes while a sampling by the DRS4 chip is running. This method requires a sampling depth of more than 3.5 ms. In each DRS4 chip, four channels are cascaded, leading to a sampling depth of 4096 (=4 ms at 1 GS/s). High gain Low gain Gain Bandwidth (MHz)@ -3dB Dynamic Range (nph) High 260 60 Low 190 2500 Board size: 14 cm×30 cm Fig. 3: DRS4 readout board Fig. 4: Main amplifiers 9 ch.×(1024 switched capacitors) Sampling speed: 700 MHz up to 5 GHz 950 MHz bandwidth 140mW (typ.) at 2GS/s (17.5 mW/ch) Fig. 5: Analog Memory DRS4 chip [4] Circuit size (~3000 slices) in FPGA allows implementation with user circuits on a single FPGA. Ethernet PHY FPGA Fig. 7: Three-cluster camera High throughput of ~950 Mbps Fig. 6: FPGA-based Gigabit-Ethernet SiTCP [8] 4. Performance of Readout System Coupled to PMT Figure 8 shows a pulse shape of the high gain PMT channel with a gain of 5×104, which was measured with a UV laser and the DRS4 readout system. The PMT signal having a width of ~3 ns (FWHM) and a height corresponding to ~3 photoelectrons was successfully digitized. Measured dead time for readout of 60 cells in the DRS4 chip is 0.9% and 5.4% at 1 kHz and 7 kHz, respectively. Figure 9 shows a single photoelectron (SPE) spectrum of the high gain PMT channel, which was measured with Dragon and an LED at a sampling rate of 2 GS/s. The SPE peak is clearly seen. The signal to noise ratio, defined as (mean-SPE – mean-pedestal)/ pedestal r.m.s. is 3.5. Fig. 8: Pulse shape of the PMT signal measured with the readout system 2 GS/s PMT Gain= 4.5x104 Fig. 1: 7-PMT cluster and readout system 2. Preamplifier Board A signal from the PMT is amplified by a preamplifier, and fed to the DRS4 readout board. A commercial preamplifier, Mini-circuits LEE-39+, is used in the current Dragon (Fig. 2 left). A preamplifier board with an ASIC designed for CTA, PACTA [7], has been recently developed (Fig. 2 right) and will be used in the next Dragon. Fig. 9: Single photoelectron spectrum ACKNOWLEDGEMENTs We gratefully acknowledge support from the agencies and organisations listed in this page: http://www.cta-observatory.org/?q=node/22 References [1] The CTA Consortium, Experimental Astronomy 32 (2010) 193-316; Astroparticle Physics 43 (2013) 1-356 [2] O.Blanch et al., ICRC2013, ID-776 [3] H.Kubo et al., proceeding of ICRC2011 9 (2011) 179-182 [4] S. Ritt, R. Dinapoli, U. Hartmann, NIMA 623 (2010) 486-488 [5] T.Toyama et al., ICRC2013, ID-684 [6] R. Orito et al., proceeding of ICRC2011 9 (2011) 171-174 [7] A. Sanuy et al., JINST 7 (2012) C01100 [8] T. Uchida, IEEE TNS 55 (2008) 1631-1637 [9] J.A.Barrio et al., ICRC2013, ID-396 Fig. 2: Preamplifier board http://www.cta-observatory.org