AIDA design review 12 May 2008 Davide Braga Steve Thomas

Slides:



Advertisements
Similar presentations
DC-DC Fundamentals 1.4 Charge Pump Regulator
Advertisements

Describe and analyze the operation of several types of comparator circuits. Describe and analyze the operation of several types of summing amplifiers.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Relaxation Oscillators
1 EE 136 PROJECT MASOOD NOOR DR. ZHOU 12/06/2003.
Department of Information Engineering357 Operation amplifier The tail, large impedance gives high CMRR Mirror as active load. High gain Follower as buffer.
Switching-Mode Regulators
Astable multivibrators I
M.S.P.V.L. Polytechnic College, Pavoorchatram
TIMERS.
Oscillators 2. LC Oscillators.
Characteristics of Op-Amp &
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
AIDA: LEC-HEC connection Davide Braga Steve Thomas ASIC Design Group 16September 2010.
Horizontal Deflection
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Drive Circuit. What is “drive circuit”? Circuits that are constructed to turn on/off power devices/switches Control circuit Gate driver Provides an interface.
Power Amplifiers Topics Covered in Chapter : Classes of Operation 31-2: Class A Amplifiers 31-3: Class B Push-Pull Amplifiers 31-4: Class C Amplifiers.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Precision Rectifier.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
CHEM*3440 Operational Amplifiers These integrated circuits form the backbone of modern instrumental methods. Understanding their operation will help you.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.
Impedance Matching Units. Maximum Power Transfer Theorem As we have seen previously the output of a power amplifier must transfer as much power as possible.
1 13. Pulsed waveforms and Timing Circuit Design 13.1Op. Amp. Pulse GeneratorsOp. Amp. Pulse Generators timer IC Oscillator555 timer IC Oscillator.
AIDA ASIC Davide Braga Steve Thomas ASIC Design Group 14 October 2010.
18240 Element two - Components INPUTS OUTPUTS PURPOSE TYPICAL USE.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
The Working Theory of an RC Coupled Amplifier in Electronics.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
Basics of Bypass Capacitor, Its Functions and Applications.
FUNCTION GENERATOR.
RESONANT BASED SOLID STATE MARX GENERATOR
Op-amp Comparators part I of 3
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
FCal Energy Scale Predictions J.Rutherfoord 9 June 2003.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TYPES OF COUPLING IN AMPLIFIER
Mrs V.S.KharoteChavan,E&Tc,PC poly
Switching-Mode Regulators
AIDA design review 31 July 2008 Davide Braga Steve Thomas
INDUSTRIAL ELECTRONICS/ELECTRICITY
HEC I chip design Short summary (J.Bán).
COMP541 Transistors and all that… a brief overview
IV UNIT : GATE LEVEL DESIGN
Chapter 2 Power Electronic Devices
CTA-LST meeting February 2015
Voltage Doublers A voltage doubler provides an output that is twice its peak input voltage.
Hugo França-Santos - CERN
SUN SET TO SUN RISE LIGHTING SWITCH (EVENING ON TO MORNING OFF)
AC Inlet & AC Input Filter
CLAMPING CIRCUITES,CLIPPER & PEAK DETECTORS Dr. C. Saritha, Lecturer in Electronics S.S.B.N P.G COLLEGE, ANANTAPUR.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
AIDA design review 12 November 2008 Davide Braga Steve Thomas
J.-B. Seo, S. Srirangarajan, S.-D. Roy, and S. Janardhanan
Status of the CARIOCA project
Identify the equipment such as detector, electronics modules and NIM bin. Note down detector type, size, operating voltage.
Reading: Hambley Ch. 7; Rabaey et al. Secs. 5.2, 5.5, 6.2.1
Presentation transcript:

AIDA design review 12 May 2008 Davide Braga Steve Thomas ASIC Design Group 12 May 2008

Overview Low Energy Channel: pulsed reset High Energy Channel: drive strength pulsed reset Diode Connection

Pulsed Reset (Low Energy Channel) shaper reset: switch to a shorter shaping time (~1/20) preAmplifier reset: activates a low impedance feedback path to discharge the feedback capacitor Cf DC fdbk

Pulsed Reset (Low Energy Channel) time [μs]

Pulsed Reset (Low Energy Channel) When shaper and preamp are reset at the same time: reset time <2us from shaper peak (1.7us to 0.1% accuracy) (<3us from signal's arrival, with tshaping_time=0.6us)

Pulsed Reset (Low Energy Channel) charge injection When the reset is released there is an unavoidable charge injection. The low frequency feedback responds too slowly for the shaper.

Pulsed Reset (Low Energy Channel) The existing shaper architecture saturates for one polarity because of the undershoot caused by the preamp reset: it cannot be reset until it has recovered from this condition. A new rail to rail shaper is a more solid architecture, moreover it allows the use of the same reference voltage for both polarities and has lower power consumption. saturation recovery

High Energy Channel: drive strength The output stage of the preamplifier (nMOS source follower) is asymmetrical: Pull-down strength (hole collection): the maximum current is limited Pull-up strength (electron collection): output current virtually unlimited, can match the input one Input pulse: 20GeV, 50ns, Ipk=17.5mA

High Energy Channel: drive strength Switching between nMOS & pMOS source follower is not possible because the latter cannot drive the output below ~1V The drawback of unlimited current in one direction is the possible appearance of huge current spikes from/towards vdd/gnd → crossover & self-triggering The h+ collection time is likely to be longer than the e-, so the fast pull-up preamp should be able to cope with the fast e- signal, while the slower rise time of the other configuration should be mitigated by the longer h+ collection time.

High Energy Channel Input current parameterized With a steady output current of ~5mA→no slew rate limitation for t input> 350ns (figure strongly dependant on rise time)

High Energy Channel: Pulsed Reset The big feedback capacitor stabilizes the amplifier during the reset Reset time<0.5us

Diode connection Bypass switch activated by comparator with selectable threshold (see AIDA design study 09/06) Trade-off between charge injection (small transistor) and low offset (big t.)

Diode connection reset LEC reset HEC LEC preAmp saturates