Electron-beam lithography with the Raith EBPG

Slides:



Advertisements
Similar presentations
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Advertisements

Fixed Beam Moving Stage using a stitching free exposure strategy.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Pattern transfer by etching or lift-off processes
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
EBL: Focus & height rev 0, 6/6/08. Electron gun ZrO/W emitter Suppressor First anode Second anode Acceleration electrodes Ground anode First alignment.
Workshop for NFF Nanoimprint System NFF MA6 Nanoimprint Upgrade.
MEMS Fabrication and Applications Brought to you by: Jack Link & Aaron Schiller Date delivered on: Friday the third of May, 2013 ABSTRACT: Taking a brief.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
5x mixed with 25x Reduction 1.Draw mask, keeping 25x features within a 3mm square, within the traditional 14-15mm 5x die 2.When printing masks scale 25x.
Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Chapter 4 Overview of Wafer Fabrication
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Understanding typical users for this instrument Graduate studentGraduate student –not an X-ray expert but wants to make a spatially resolved measurement;
Page 1 Workshop for Electron Beam Lithography System JBX-6300FS By Nelson LI 13 November 2009 Nanoelectronics Fabrication Facility.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Proximity Effect in Electron Beam Lithography
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
1 M. Chitteboyina, D. Butler and Z. Celik-Butler, Nanotechnology Research and Teaching Facility University of Texas at Arlington
Atsuhiko Ochi Kobe University
Haga clic para modificar el estilo de texto del patrón Infrared transparent detectors Manuel Lozano G. Pellegrini, E. Cabruja, D. Bassignana, CNM (CSIC)
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Level 3 Practical Investigation Where to start?. Aim This is the purpose of your practical i.e. what it is that you want to find out This is the purpose.
Developing Positive Negative Etching and Stripping Polymer Resist Thin Film Substrate Resist Exposing Radiation Figure 1.1. Schematic of positive and negative.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
Section 2: Lithography Jaeger Chapter 2 EE143 – Ali Javey.
CMOS FABRICATION.
Bump Bonding Development
(Chapters 29 & 30; good to refresh 20 & 21, too)
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Scanning Transmission Electron Microscope
Roughness and Electrical Resistivity of Thin Films Spencer Twining, Marion Titze, Ozgur Yavuzcetin University of Wisconsin – Whitewater, Department of.
Copyright 2007 by Raith GmbH Adjust and Align Stage Adjustment & Writefield Alignment.
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Chapter 2: Viewing the Microbial World
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
LayoutBeamer, from GenISys GmbH
Solid State Devices EE 3311 SMU
Electron-beam lithography with the Raith EBPG
Electron-beam lithography with the Raith EBPG
Electron-beam lithography with the Raith EBPG
General principles in building a predictive model
Electron-beam lithography with the Raith EBPG
Electron-beam lithography with the Raith EBPG
Terms 1.)Magnification – ability of Microscope to enlarge image of object – up to 2000X
Electron-beam lithography with the Raith EBPG
Living with e-beam drift Part 1: The e-beam is not broken
Process & Product checks
Getting the least from your e-beam
Design of a New Coded Aperture
Measure the width of date and D on a dime
Electron-beam lithography with the Raith EBPG
Advanced e-beam lithography overview
Electron-beam lithography with the Raith EBPG
Lithography Advanced.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Basics E-beam lithography
Introduction to Layout Inverter Layout Example Layout Design Rules
Memscap - A publicly traded MEMS company
SILICON MICROMACHINING
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Laboratory: A Typical Lithography Process
Controlling e-beam writing order to avoid stitching and drift problems
Fig. 2 Materials and designs for bioresorbable PC microcavity-based pressure and temperature sensors. Materials and designs for bioresorbable PC microcavity-based.
PiezoMEMS Foundry to Support Research Projects
Presentation transcript:

Electron-beam lithography with the Raith EBPG Part 4: Alignment Marks M. Rooks, Yale University

Alignment Marks Alignment marks, or “markers” are used to align one layer of lithography with another layer. For example, if you need to print small, thin wires that connect to large, thick pads, then you will need alignment marks so that you can use two separate liftoff steps. Alignment marks for the EBPG are usually squares, but they can also be rectangles or crosses. There are other crazy shapes you might use, but you should not. Alignment marks range in size from ~4mm to 100mm on a side.

Alignment strategy A common alignment strategy is to print four alignment marks next to each chip (a unit cell of the wafer). We then pick four of those marks ( ) for the initial “wafer alignment” which measures the overall rotation and shift of the substrate. After the wafer alignment is done, the e-beam can align to each chip individually, using the four marks nearest each chip. Subsequent processing may destroy the marks, and so a device with n layers might require n sets of marks on each chip. Wafer processing typically starts with exposure and liftoff of metal alignment marks, which are then used for the following n layers of the device. chip chip chip chip chip chip chip chip chip chip chip chip

EBPG alignment is not like alignment with a SEM Move the mark to the center of the field, then measure. Deflect beam and measure mark position Deflect & measure Move & measure SEM EBPG Move to chip center Deflect & measure Deflect & measure Move & measure Move & measure A converted SEM must move to the field center, then deflect the beam to the marks. This allows the stage to settle before writing. The EBPG stage is much faster and has active stabilization, and so it is more accurate to measure each mark at the center of the field. The chip size is no longer limited to the maximum deflection.

The first alignment marks you will encounter are found on the wafer holders. These marks are 20 mm squares of 100nm thick gold or tungsten. Marks on the holders are used for calibrating beam deflection and focus. The calibration block is designed to be in the same plane as your wafer.

Detecting alignment marks The EBPG is not a good electron microscope, and so the materials used for alignment marks must be chosen carefully. You must use heavy metals or deep holes that produce enough contrast for the inefficient detectors.

Here are some examples of good alignment mark materials Here are some examples of good alignment mark materials. You might be surprised to find that aluminum is a bad choice. Aluminum is very bright optically, but there is almost no contrast when viewing aluminum on silicon, using 100 kV electrons. That’s because the atomic number of aluminum almost the same as that of silicon.

Use this “rule of thumb” to estimate the required thickness of a metal mark on silicon. You might get away with using less, but don’t plan on it.

Strange alignment mark example: through-wafer holes Not all alignment marks are simple squares made from metal. In this example we need to use holes etched all the way through the wafer. (There is usually a thin film of silicon nitride covering the hole.) The “mark” is too large for normal mark detection, and the edge is very sloped. But we can find each edge individually with the command “find_edge”. We can substitute our own alignment script for the built-in function, by redefining the value of the symbol PG_USER_JOYMARKER.

More strange alignment marks What if you make a mistake when fabricating marks, such as making the metal too thin, or not etching deep enough? If you are desperate and have the time for a lot of signal averaging, then you might save the day by using the program “find_square” After collecting an image with “pg image grab,” we can use “find_square” to average the rows and columns, then fit a notch pattern to the signal. Collecting the image can take a lot time, but your wafer is saved! View of 120nm HSQ After averaging and normalization find_square 5 coarse.img 128 128 312 plot $threshold

The strangest alignment marks: none at all You can do manual alignment to anything that is visible in the EBPG, using “point and shoot” mode. If you choose the marker type “joy” in cjob (the exposure setup program) then the EBPG will prompt the operator (you) to point at the “mark”. The accuracy of this method is poor – no better than ~ 5 mm. If you need to shoot some big pads with very sloppy tolerance then this mode could save you from the whole mark fabrication step. Super. But you still cannot see 20nm thick aluminum no matter how hard you squint.

Common mistakes with alignment Before you spend a lot of time with CAD and before you print mask plates, have an experienced person idiot-check your design. They might find some of these common errors: Marks are too thin or too shallow Processing destroys the marks The marks are too small to see in an optical microscope Your substrate is too small, and so pre-alignment will be difficult Marks are near the edge of the substrate, where the height sensor cannot reach You think there must be alignment marks in every field

End of part 4 Now you should proceed to the quiz.