EE 333 Exam 1 September 29, 2005 Answers Instructions Name Student ID

Slides:



Advertisements
Similar presentations
Goal: Write Programs in Assembly
Advertisements

Lecture 5: MIPS Instruction Set
CS/COE0447 Computer Organization & Assembly Language
MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.
Fall EE 333 Lillevik480f05-a3 University of Portland School of Engineering EE 333 Final Exam December 15, 2005 Instructions 1.Print your name, student.
Fall EE 333 Lillevik480f05-a2 University of Portland School of Engineering EE 333 Exam 2 November 10, 2005 Instructions 1.Print your name, student.
10/9: Lecture Topics Starting a Program Exercise 3.2 from H+P Review of Assembly Language RISC vs. CISC.
CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)
Fall EE 333 Lillevik 333f06-s3 University of Portland School of Engineering Computer Organization Final Exam Study Final Exam Tuesday, December.
Fall EE 333 Lillevik 333f06-l4 University of Portland School of Engineering Computer Organization Lecture 4 Assembly language programming ALU and.
Fall EE 333 Lillevik333f06-e2 University of Portland School of Engineering EE 333 Exam 2 November 9, 2006 Instructions 1.Print your name, student.
Fall EE 333 Lillevik333f06-a1 University of Portland School of Engineering EE 333 Exam 1 September 28, 2006 Instructions 1.Print your name, student.
ECE 4436ECE 5367 ISA I. ECE 4436ECE 5367 CPU = Seconds= Instructions x Cycles x Seconds Time Program Program Instruction Cycle CPU = Seconds= Instructions.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
CS 300 – Lecture 6 Intro to Computer Architecture / Assembly Language Instructions.
Fall EE 333 Lillevik 333f06-l7 University of Portland School of Engineering Computer Organization Lecture 7 ALU design MIPS data path.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Processor: Datapath and Control
CSCI 136 Lab 1: 135 Review.
Fall EE 333 Lillevik 333f06-l8 University of Portland School of Engineering Computer Organization Lecture 8 Detailed MIPS datapath Timing overview.
April 23, 2001Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Assemblers, Linkers, and Loaders * Jeremy R. Johnson Mon. April 23,
Fall EE 333 Lillevik333f06-s1 University of Portland School of Engineering Computer Organization Study Guide 1 Exam 1 Thursday, September 28 Closed.
Fall EE 333 Lillevik 333f06-l5 University of Portland School of Engineering Computer Organization Lecture 5 MIPS Instructions Loops Machine Instructions.
Fall EE 333 Lillevik 333f06-l17 University of Portland School of Engineering Computer Organization Lecture 17 Controller design Microprogramming.
Fall EE 333 Lillevik 333f06-l13 University of Portland School of Engineering Computer Organization Lecture 13 Controller implementations Register.
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques Basic multiplication and division ( non- restoring)
Computer Architecture CSE 3322 Lecture 3 Assignment: 2.4.1, 2.4.4, 2.6.1, , Due 2/3/09 Read 2.8.
EE 3755 Datapath Presented by Dr. Alexander Skavantzos.
1  1998 Morgan Kaufmann Publishers Simple Implementation Include the functional units we need for each instruction Why do we need this stuff?
MIPS Processor.
Computer Architecture Lecture 6.  Our implementation of the MIPS is simplified memory-reference instructions: lw, sw arithmetic-logical instructions:
MIPS Assembly Language Programming
Access the Instruction from Memory
Exam-like questions.
Prof. Hsien-Hsin Sean Lee
CS2100 Computer Organization
MIPS Instruction Set Advantages
CSCI206 - Computer Organization & Programming
MIPS Coding Continued.
Lecture 4: MIPS Instruction Set
ELEN 468 Advanced Logic Design
CS170 Computer Organization and Architecture I
MIPS coding.
CSCE 212 Chapter 5 The Processor: Datapath and Control
Lecture 4: MIPS Instruction Set
CS/COE0447 Computer Organization & Assembly Language
MIPS Instruction Encoding
Datapath & Control MIPS
September 24 Test 1 review More programming
CSCI206 - Computer Organization & Programming
MIPS Instruction Encoding
Instruction encoding The ISA defines Format = Encoding
Systems Architecture I
COMS 361 Computer Organization
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
CS334: Memory _ Mars simulator Lab 4(part2-2)
Instruction encoding The ISA defines Format = Encoding
Simple Implementation
COMP541 Datapaths I Montek Singh Mar 18, 2010.
COMS 361 Computer Organization
Instruction encoding The ISA defines Format = Encoding
Pipelining: Basic Concepts
Review Fig 4.15 page 320 / Fig page 322
Reading and writing to data memory
Instruction encoding The ISA defines Format = Encoding
MIPS Coding Continued.
MIPS coding.
CS/COE0447 Computer Organization & Assembly Language
MIPS Processor.
CS/COE0447 Computer Organization & Assembly Language
Presentation transcript:

EE 333 Exam 1 September 29, 2005 Answers Instructions Name Student ID Seat Instructions Print your name, student ID, and seat in the above blanks. This is a Closed Book exam. Do all of the problems. They may vary in points but the total is 100. Questions are short answer and problems. Do not use any additional pages of paper. If you run out of room, use the back sides. Do not remove the staple. Please write clearly or print. Illegible or unreadable answers may not be graded for partial credit. Mark your answer with a box or star. 1 10 2 3 4 5 6 15 7 8 9 100 Lillevik 333f05-e1 University of Portland School of Engineering

Problem 1, (10 pts) Complete the table. Dec Bin Hex 10 0000 1010 0x a 20 0001 0100 0x 14 28 0001 1100 0x 1c 21 0001 0101 0x 15 13 0000 1101 0x d Lillevik 480f05-a1 University of Portland School of Engineering

Find the memory byte in hex. Problem 2, (10 pts) Find the memory byte in hex. memory (hex) Address Contents 0x 0040 000c 0x 23bd fffc 0x 0040 0008 0x 1440 1021 0x 0040 0004 0x 0088 082a 0x 0040 0000 0x 1420 000b Address Byte 0x 0040 0007 00 0x 0040 000a 40 0x 0040 0003 14 0x 0040 000b 0x 0040 0006 88 Lillevik 480f05-a1 University of Portland School of Engineering

MIPS machine language (decimal) You may also use the following pseudo-instructions: la rdest, address lb rt, address sb rt, address Lillevik 480f05-a1 University of Portland School of Engineering

Problem 3, (10 pts) Match the instruction to the class. B lw $s1, 100 ($s2) E beq $s1, $s2, 100 B sw $s1, 100 ($s2) A sub $s1, $s2, $s3 D j label A. Arithmetic and logic B. Memory reference C. Data Movement D. Jump E. Branch Lillevik 480f05-a1 University of Portland School of Engineering

Problem 4, (10 pts) Find the assembly instruction for: 0x ac82 0010 rs = 0x04 1010 1100 1000 0010 0000 0000 0001 0000 op = 0x2b = 43 rt = 0x2 immed = 0x0010 = 16 sw $rt, immed ($rs) sw $2, 16 ($r4) Lillevik 480f05-a1 University of Portland School of Engineering

Find the registers and immediate. Problem 5, (10 pts) Instr = 0x 21ec fffc rs rt immed 0010 0001 1110 1100 1111 1111 1111 1100 $15 5 32 add $12 0xfffc addi $12, $15, -4 Lillevik 480f05-a1 University of Portland School of Engineering

Problem 6, (15 pts) Write a program segment for tau = 4 * beta + pi Lillevik 480f05-a1 University of Portland School of Engineering

One ALU device NOTE: Active low symbol provided Lillevik 480f05-a1 University of Portland School of Engineering

Problem 7, (15 pts) Design a 16-bit ALU. Lillevik 480f05-a1 University of Portland School of Engineering

Draw the traces for signals Sout and Pout Problem 8, (10 pts) Draw the traces for signals Sout and Pout Lillevik 480f05-a1 University of Portland School of Engineering

setup = 10ns, hold=5ns, propagation=20ns, gate delay =10ns Problem 9, (10 pts) A 16-bit computer is built entirely from the 7400LS logic family. Use only the following information to find the maximum clock frequency for the ideal case. Show units. setup = 10ns, hold=5ns, propagation=20ns, gate delay =10ns Lillevik 480f05-a1 University of Portland School of Engineering

Statistics Prob Std Ave 1/10 0.6 9.8 2/10 0.3 9.9 3/10 1.0 8.1 4/10 2.7 8.7 5/10 0.9 9.6 6/15 3.2 12.1 7/15 1.2 14.2 8/10 4.0 7.4 9/10 4.7 8.5 84.5 Lillevik 480f05-a1 University of Portland School of Engineering