Day 18: October 17, 2012 Energy and Power Optimization

Slides:



Advertisements
Similar presentations
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Advertisements

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 30, 2013 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: August 29, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 19: March 28, 2012 Minimizing Energy.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
IAY 0600 Digital Systems Design
Day 3: September 10, 2012 Gates from Transistors
Day 9: September 27, 2010 MOS Transistor Basics
The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
Day 20: October 24, 2012 Driving Large Capacitive Loads
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Very low voltage 16-bit counter in high leakage static CMOS technology
Day 29: November 18, 2011 Dynamic Logic
Day 15: October 14, 2011 Inverter Performance
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Day 16: September 15, 2010 Energy and Power
Day 33: November 19, 2014 Crosstalk
Day 37: December 1, 2014 Transmission Lines Modeling and Termination
Day 22: October 31, 2011 Pass Transistor Logic
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
Day 17: October 18, 2010 (Energy) Ratioed Logic
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
Day 10: September 26, 2012 MOS Transistor Basics
Day 31: November 23, 2011 Crosstalk
Day 26: November 1, 2013 Synchronous Circuits
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 39: December 5, 2014 Repeaters in Wiring
Day 29: November 11, 2013 Memory Core: Part 1
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 27: November 6, 2013 Dynamic Logic
Day 17: October 8, 2014 Performance: Gates
Day 30: November 13, 2013 Memory Core: Part 2
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 21: October 29, 2010 Registers Dynamic Logic
Day 2: September 10, 2010 Transistor Introduction
The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731
Day 3: September 4, 2013 Gates from Transistors
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 34: December 1, 2010 Transmission Lines
Day 16: October 12, 2012 Performance: Gates
Day 29: November 10, 2014 Memory Core: Part 1
Day 16: October 17, 2011 Performance: Gates
Day 26: November 10, 2010 Memory Periphery
Day 25: November 8, 2010 Memory Core
Presentation transcript:

Day 18: October 17, 2012 Energy and Power Optimization ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 17, 2012 Energy and Power Optimization Penn ESE370 Fall2012 -- DeHon

Previously Three components of power Ptot = Pstatic + Psc + Pdyn Short circuit Capacitive switching Ptot = Pstatic + Psc + Pdyn Penn ESE370 Fall2012 -- DeHon

Today Power Sources Reducing Switching Energy Energy-Delay tradeoffs Static Short Circuit Capacitive Switching Reducing Switching Energy Energy-Delay tradeoffs Penn ESE370 Fall2012 -- DeHon

Short Circuit Power Penn ESE370 Fall2012 -- DeHon

Preclass 1 Vin vs. Ipwr,gnd? 140mV 400mV 500mV 600mV 840mV Penn ESE370 Fall2012 -- DeHon

Short Circuit Power Between VTN and Vdd-VTP Roughly: Both N and P devices conducting Roughly: Penn ESE370 Fall2012 -- DeHon

Peak Current Ipeak around Vdd/2 If |VTN|=|VTP| and sized equal rise/fall Penn ESE370 Fall2012 -- DeHon

Short-Circuit Energy Penn ESE370 Fall2012 -- DeHon

Short-Circuit Energy Penn ESE370 Fall2012 -- DeHon

Short Circuit Energy Looks like a capacitance Q=I×t Q=CV Penn ESE370 Fall2012 -- DeHon

Short Circuit Energy and Power Every time switch Also dissipate short-circuit energy: E = CV2 Different C = Csc Ccs “fake” capacitance (for accounting) Largely same dependence as charging Psc = aCscV2 f Penn ESE370 Fall2012 -- DeHon

Reduce Short-Circuit Power? Psc = aCscV2 f Penn ESE370 Fall2012 -- DeHon

Preclass 2 Vin vs. Ipwr,gnd vs. Vin @ Vdd=500mV? 140mV 250mV 360mV Penn ESE370 Fall2012 -- DeHon

Total Power Ptot = Pstatic + Psc + Pdyn Pdyn + Psc = a(½Cload+Csc)V2f Ptot ≈ a(½Cload+Csc)V2f+VI’s(W/L)e-Vt/(nkT/q) Penn ESE370 Fall2012 -- DeHon

Dynamic Power Penn ESE370 Fall2012 -- DeHon

Reduce Dynamic Power? Pdyn = a × ½CV2 f How do we reduce dynamic power? Penn ESE370 Fall2012 -- DeHon

Slow Down What happens to power contributions as reduce clock frequency? What suggest about Vth? Penn ESE370 Fall2012 -- DeHon

Reduce V What happens as reduce V? Delay? Energy? Static Switching Penn ESE370 Fall2012 -- DeHon

Old Reduce V (no vsat) tgd=Q/I=(CV)/I tgd impact? tgd α 1/V Id=(mCOX/2)(W/L)(Vgs-VTH)2 tgd impact? tgd α 1/V Penn ESE370 Fall2012 -- DeHon

Saturation Observe Ignoring leakage Penn ESE370 Fall2012 -- DeHon

Reduce V (velocity saturation) tgd=Q/I=(CV)/I Ids=(nsatCOX)(W)(Vgs-VTH-VDSAT/2) Preclass 3 Penn ESE370 Fall2012 -- DeHon

Energy vs. Power? Which do we care about? Battery operated devices? Desktops? Pay for energy by kW-Hr? Penn ESE370 Fall2012 -- DeHon

Increase Vth? Recall increasing threshold voltage decreased leakage (9W vs. 4.5mW for 4BT chip) What is impact of increasing threshold on delay? Penn ESE370 Fall2012 -- DeHon

Increase Vth tgd=Q/I=(CV)/I Preclass 4 Ids=(nsatCOX)(W)(Vgs-VTH-VDSAT/2) Preclass 4 Penn ESE370 Fall2012 -- DeHon

Admin HW5 Due tomorrow Project 1 out Milestone piece due in one week Full Report in two weeks That means you need to be starting on it now…and working on it all next week Read assignment today Penn ESE370 Fall2012 -- DeHon

Idea Short circuit energy looks like more capacitance for switching energy Tradeoff Speed Switching energy Leakage energy Energy-Delay tradeoff: Et2 ? Et Penn ESE370 Fall2012 -- DeHon