Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and.

Slides:



Advertisements
Similar presentations
AP Electricity Quiz Review
Advertisements

Wires.
Describe and analyze the operation of several types of comparator circuits. Describe and analyze the operation of several types of summing amplifiers.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
Lecture 14: Wires. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 14: Wires2 Outline  Introduction  Interconnect Modeling –Wire Resistance –Wire Capacitance.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
Instrumentation: ground and noise Temperature Measurement.
04/11/02EECS 3121 Lecture 26: Interconnect Modeling, continued EECS 312 Reading: 8.2.2, (text) HW 8 is due now!
Transition Aware Global Signaling (TAGS)  Proposed as an alternative to standard inverter receivers  Enables a 15mm unbuffered line with a 800MHz global.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
SoC Interconnect Modeling Venkata Krishna N. Dhulipala 11/20/2008.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Interconnessioni e parassiti1 Progettazione di circuiti e sistemi VLSI Anno Accademico Lezione Interconnessioni e parassiti.
Introduction to CMOS VLSI Design Interconnect: wire.
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 9.1 EE4800 CMOS Digital IC Design & Analysis Lecture 9 Interconnect Zhuo Feng.
Ryan Kastner ASIC/SOC, September Coupling Aware Routing Ryan Kastner, Elaheh Bozorgzadeh and Majid Sarrafzadeh Department of Electrical and Computer.
ECE 201 Circuit Theory I1 Natural Response of an RC Circuit.
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
ECE 424 – Introduction to VLSI Design
Crosstalk Analysis in UDSM technologies
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
Dec 2010VLSI Interconnects 1 Instructed by Shmuel Wimer Eng. School, Bar-Ilan University Credits: David Harris Harvey Mudd College (Some material copied/taken/adapted.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Lecture 14: Wires. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 14: Wires2 Outline  Introduction  Interconnect Modeling –Wire Resistance –Wire Capacitance.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.
VLSI CIRCUIT ELEMENTS - Prof. Rakesh K. Jha
Chapter 4: Secs ; Chapter 5: pp
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect.
7. Direct Current circuits. 11 Find the currents, which flow in all the wires of the circuit in this figure 12  9 V 6 V b a cd 18 
Inductance Screening and Inductance Matrix Sparsification 1.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
CH Poll Bulb 1 10  20  Bulb 2 Which bulb will be brighter? 1.Bulb 1 2.Bulb 2 3.Neither; they will have the same brightness.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Outline  Introduction  Wire Resistance  Wire Capacitance  Wire RC Delay  Wire Engineering  Repeaters  Summary.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
Wires & wire delay Lecture 9 Tuesday September 27, 2016.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
The Interconnect Delay Bottleneck.
ESE534: Computer Organization
Pulse Processing and Shaping
Topics Driving long wires..
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
SIDDAGANGA INSTITUTE OF TECHNOLOGY
Lecture 14: Wires.
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 27: System Level Interconnect Mary Jane.
Day 33: November 19, 2014 Crosstalk
Day 31: November 23, 2011 Crosstalk
Introduction to CMOS VLSI Design Chapter 6 Interconnect
Inductance Screening and Inductance Matrix Sparsification
Circuit Characterization and Performance Estimation
Wire Indctance Consequences of on-chip inductance include:
Lecture 14: Wires.
COPING WITH INTERCONNECT
Reading (Rabaey et al.): Sections 3.5, 5.6
Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)
RC (Resistor-Capacitor) Circuits
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and the delay of the switching. In the figure the coupling capacitor is Cadj and the charge delivered to this capacitor is Q=CadjV. V is the voltage change between A and B. If A switches and B does not V=VDD, i.e. the effective capacitance seen by A is just the capacitance to ground and to B. If both A and B switch in the same direction V=0, Cadj is effectively absent for delay purposes. If A and B switch in opposite directions V=2VDD. If wire A switches while wire B is supposed to remain constant, B partially switches. A B Cadj Cgnd Cgnd

Crosstalk Noise If B is floating the circuit can be modeled as a capacitive voltage divider If the floating node is now being actively driven but still constant the effect of the switching wire is reduced and the proper voltage can be restored by the driver once the switching activity is over. The designer has several ways to engineer wires for delay and coupling noise. The wire width, spacing and metal level (layer) are all parameters at the designer’s disposal. Widening a wire proportionally reduces resistance but increases the capacitance. Increasing spacing between wires reduces coupling capacitance and leaves the resistance unchanged. This slightly reduces the RC delay and significantly reduces coupling noise. Modern processes have six metal layers or more, with the lower layers being thin and optimized for tight routing pitch. The middle layers are often slightly thicker for lower resistance and better current handling capability.

Wire Engineering Upper layers are even thicker/wider to reduce global interconnect delays. Coupling between neighboring wires affects both the delay and signal integrity and can be avoided if adjacent wires do not switch. Critical signals are thus shielded with power or ground wires on one or both sides to eliminate coupling. This is costly in area, but maybe lest costly than increasing inter-wire spacing. Both resistance and capacitance increase with wire length and thus increase the RC delay. This RC delay maybe reduced by splitting the wire into N segments and inserting an inverter or buffer called a repeater to actively drive the wire. Using inverters as repeaters gives best performance, with each repeater adding some delay buffer. If the distance between the wires is long, the wire delay dominates. On the other hand if the distance is small the buffer delay dominates.