Radiation Tolerance of a 0.18 mm CMOS Process

Slides:



Advertisements
Similar presentations
1/f noise in devices 전광선.
Advertisements

CMOS technologies in the 100 nm range for rad-hard front-end electronics in future collider experiments V. Re a,c, L. Gaioni b,c, M. Manghisoni a,c, L.
1 Radiation tolerance of commercial 130nm CMOS technologies for High Energy Physics Experiments Federico Faccio for the CERN(PH/MIC)-DACEL * collaboration.
Total Ionizing Dose Effects in 130-nm Commercial CMOS Technologies for HEP experiments L. Gonella, M. Silvestri, S. Gerardin on behalf of the DACEL – CERN.
20/03/2003 Impact of Carbon on short channel behavior in deep submicronic N MOSFET’s 4 th European Workshop on Ultimate Integration of Silicon Impact of.
Qualitative Discussion of MOS Transistors. Big Picture ES230 – Diodes – BJT – Op-Amps ES330 – Applications of Op-Amps – CMOS Analog applications Digital.
Process Monitor/TID Characterization Valencia M. Joyner.
Radiation Tests on IHP’s SiGe Technologies for the Front-End Detector Readout in the S-LHC M. Ullán, S. Díez, F. Campabadal, G. Pellegrini, M. Lozano CNM.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
INFN and University of Perugia Characterization of radiation damage effects in silicon detectors at High Fluence HL-LHC D. Passeri (1,2), F. Moscatelli.
Tests of RPCs (Resistive Plate Chambers) for the ARGO experiment at YBJ G. Aielli¹, P.Camarri¹, R. Cardarelli¹, M. Civardi², L. Di Stante¹, B. Liberti¹,
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
7 th RD50 Workshop CERN Geneva November Università degli Studi Università degli Studi di Perugia di Perugia 1 Radiation Hardness of Minimum.
Federico Faccio CERN/PH-MIC
Esperimento APOLLO Sezione di Roma Sezione di Roma Università degli studi di Cassino e del Lazio meridionale 1 ENEA centro ricerche «Casaccia» 2 Sezione.
L. Ratti a,b, M. Dellagiovanna a, L. Gaioni a,b, M. Manghisoni b,c, V. Re b,c, G. Traversi b,c, S. Bettarini d,e, F. Morsani e, G. Rizzo d,e a Università.
Introduction to MOS Transistors
V. Re – 11 th Pisa Meeting on Advanced Detectors, Isola d’Elba, May 24 – 30, Forecasting noise and radiation hardness of CMOS front-end electronics.
Analysis of 3D Stacked Fully Functional CMOS Active Pixel Sensor Detectors (1) Istituto Nazionale di Fisica Nucleare Sezione di Perugia – Italy Sezione.
1 /28 LePIX – Front End Electronic conference – Bergamo 25 May 2011 – Piero Giubilato LePIX – monolithic detectors in advanced CMOS Collection electrode.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Chapter 6 The Field Effect Transistor
Valerio Re Università di Bergamo and INFN, Pavia, Italy
10-12 April 2013, INFN-LNF, Frascati, Italy
Chapter 2 MOS Transistors.
W. Snoeys Microelectronics Group, EP Division, CERN
L. Ratti Università degli Studi di Pavia INFN Pavia
Dipartimento di Ingegneria e Scienze Applicate
Field Effect Transistors: Operation, Circuit Models, and Applications
MOS Field-Effect Transistors (MOSFETs)
Charge sensitive amplifier
M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi
Radiation hardness tests of GaAs and Si sensors at JINR S. M
Recall Last Lecture Common collector Voltage gain and Current gain
INFN Pavia and University of Bergamo
Ciao Noise measurements on 65 nm CMOS transistors at very high total ionizing dose V. Rea,c, L. Gaionia,c, L. Rattib,c, E. Riceputia,c, M. Manghisonia,c,
V. Reb,c, C. Andreolia,c, M. Manghisonib,c, E. Pozzatia,c, L
MOS TRANSISTOR (Remind the basics, emphasize the velocity saturation effects and parasitics) Structure of a NMOS transistor.
INFN Pavia / University of Bergamo
G.-F. Dalla Betta1, G. Batignani2, L. Bosisio3,
VLSI design Short channel Effects in Deep Submicron CMOS
HW#10 will be posted tonight
A 3D deep n-well CMOS MAPS for the ILC vertex detector
L. Ratti V SuperB Collaboration Meeting
Characterization of a Pixel Sensor for ITK
Downsizing Semiconductor Device (MOSFET)
TCAD Simulations of Silicon Detectors operating at High Fluences D
HVStripV1 Post-Irradiation Testing
ENG2410 Digital Design “CMOS Technology”
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
HW#10 will be posted tonight
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
MAPS with advanced on-pixel processing
Qualitative Discussion of MOS Transistors
Downsizing Semiconductor Device (MOSFET)
aUniversità degli Studi di Pavia Dipartimento di Elettronica
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
MOSFET – Common-Source Amplifier
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Chapter 9: Short channel effects and
A. Mekkaoui, J. Hoff Fermilab, Batavia IL
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Ideal Scaling of MOSFETs
Stefano Zucca, Lodovico Ratti
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Radiation Tolerance of a 0.18 mm CMOS Process M. Manghisonic,d, L. Rattia,c, V. Reb,c, V. Spezialia,c a Università di Pavia, Dipartimento di Elettronica, 27100 Pavia, Italy b Università di Bergamo, Dipartimento di Ingegneria, 24044 Dalmine, Italy c INFN, Sezione di Pavia, Pavia 27100, Italy d Studio di Microelettronica, STMicroelectronics, 27100 Pavia, Italy 7th International Conference on Advanced Technology and Particle Physics Villa Olmo, 15-19 October 2001

Outline Submicron CMOS technologies and their radiation hardness V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Outline Submicron CMOS technologies and their radiation hardness Static, signal and noise characterization of irradiated NMOS and PMOS devices belonging to a 0.18 mm process Comparison with NMOS and PMOS transistors belonging to a 0.35 mm technology 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Submicron CMOS technologies V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Submicron CMOS technologies High density mixed-signal front-end systems for high granularity detectors (microstrip, pixel) Reduced thickness of the gate oxide: 0.35 mm: tOX=7.2 nm 0.25 mm: tOX=5.5 nm 0.18 mm: tOX=4 nm Improved radiation hardness Present focus: 0.25 mm CMOS Characterization of the following CMOS generation (0.18 mm) 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Test and irradiation conditions V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Test and irradiation conditions 0.18 mm CMOS process by ST Microelectronics Standard open structure layout (no special radiation hard technique) Irradiation up to 100 kGy (10 Mrad) with a 60Co source Devices biased during irradiation at normal operating conditions 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Static characterization: ID-VGS V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Static characterization: ID-VGS 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Threshold voltage PMOS: decrease of less 10 mV in Vth after a 100 kGy dose NMOS: Vth drop of about 10 mV after a 100 kGy dose 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Signal parameters: transconductance V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Signal parameters: transconductance 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Noise characterization: noise voltage spectra V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Noise characterization: noise voltage spectra Small changes over the entire frequency interval after irradiation Model of the noise power spectral density 4 k T a A 2 + S ( f ) = f n g f m 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Noise characterization: white noise V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Noise characterization: white noise Very low radiation sensitivity of the white noise The increase in white noise is never larger than 15% (it is very small in PMOS devices) 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

Noise characterization: 1/f noise V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Noise characterization: 1/f noise Although to a limited extent, 1/f noise is affected by irradiation The Af parameter increases less than a factor of 2 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001

0.18 mm process vs 0.35 mm process Threshold Voltage

0.18 mm process vs 0.35 mm process

0.18 mm process vs 0.35 mm process

0.18 mm process vs 0.35 mm process Noise voltage spectrum

V.Re, "Radiation Tolerance of a 0.18 mm CMOS Process" Conclusions Static and noise characterization under irradiation of submicron N and P-channel MOSFETs has been performed The investigated devices exhibited a good radiation tolerance up to 100 kGy absorbed dose of ionizing radiation The intrinsic radiation hardness of submicron CMOS processes has been confirmed 7th International Conference on Advanced Technology and Particle Physics, Villa Olmo, 15-19 October 2001