Memory Organisation Source: http://www.edsim51.com/8051Notes/8051/memory.html under http://www.edsim51.com/8051Notes/index.html.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Class Addressing modes
PICAXE Memory.
Central Processing Unit
The 8051 Microcontroller and Embedded Systems
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Memory Hierarchy. Smaller and faster, (per byte) storage devices Larger, slower, and cheaper (per byte) storage devices.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
ARM programmer’s model and assembler Embedded Systems Programming.
80x86 Processor Architecture
Architecture of the 8051 INTERNAL DATA BUS Oscillator & Timing Programmable I/O (32 Pins) 80C51 CPU 64K byte Expansion Control Serial I/O 4K Program Memory.
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
ECE/CS-352: Embedded Microcontroller Systems Embedded Microcontroller Systems.
Computer Structure.
The 8051 Microcontroller and Embedded Systems
Aum Amriteswaryai Namah:. HHHHave separate program memory and data Memory AAAAccessed by separate busses.
Computer Architecture Lecture 5 by Engineer A. Lecturer Aymen Hasan AlAwady 25/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Presented by Sadhish Prabhu
Nanoprogramming Extending microprogramming. Microprogramming The microprogram counter contains The address of the next microinstruction to be executed.
1 EKT 225 MICROCONTROLLER I CHAPTER ASSEMBLY LANGUAGE PROGRAMMING.
8051 Micro Controller. Microcontroller versus general-purpose microprocessor.
Microprocessor and Assembly Language Addressing Models
1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.
Design methodology for Implementing a Microcontroller in a FPGA. Phillip Southard Ohio University EE 690 Reconfigurable Design.
Memory Organization 1.  3 types of memory are used in PIC18 microcontroller devices: Program Memory - Flash Memory Data RAM - Static RAM Data EEPROM.
Computing Science Computer Structure: Lesson 1: Processor Structure
Embedded Microcontroller Systems
Programmable System on Chip
8051 Pin - out PORT 0 PORT 1 PORT 2 PORT 3.
CHAPTER ADDRESSING MODES.
Lecture on Real Mode Memory Addressing
The 8085 Microprocessor Architecture
Embedded Microcontroller Systems
CPU Organisation & Operation
Classification of Instruction Set of 8051
UNIT – Microcontroller.
Computer Organisation
The Central Processing Unit
The 8051 Microcontroller and Embedded Systems
von Neumann Architecture CPU
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
פרק 2: חיווט, זיכרונות בנקים זוגיים ואי-זוגיים
The fetch-execute cycle
Interfacing Memory Interfacing.
PIC Microcontroller What is PC LATH?????.
University of Gujrat Department of Computer Science
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
Memory organization On- chip memory Off-chip memory
COMS 161 Introduction to Computing
Architectural Overview
Microprocessor and Assembly Language Addressing Models
Memory Organisation Source: under
Unit – Microcontroller Tutorial Class - 2 ANITS College
von Neumann Architecture CPU
Chapter 4 Instruction Set.
Important 8051 Features On chip oscillator 4K bytes ROM 128 bytes RAM
The 8085 Microprocessor Architecture
Figure 2-1. PIC WREG and ALU Using Literal Value
8051 Micro Controller.
Memory Organisation Source: under
UNIT-III Pin Diagram Of 8086
Chapter 5 Computer Organization
8051 ASSEMBLY LANGUAGE PROGRAMMING
Addressing Modes in 8051 MC S. Lourduraj Asst. Prof. of Physics
Instruction execution and ALU
Computer Architecture
Introduction to Computers
Sec (2.3) Program Execution.
Presentation transcript:

Memory Organisation Source: http://www.edsim51.com/8051Notes/8051/memory.html under http://www.edsim51.com/8051Notes/index.html

Internal Memory Internal ROM Size = 4K (4096 bytes) Usage: for storing the system program Address bus: 12 bits wide Locations: 000H to FFFH. Internal RAM Size= 28 = 256 bytes Address bus = 8 bits wide Locations = 00H to FFH   The first 128 locations (00H to 7FH): used by the programmer for storing data. The second 128 locations (80H to FFH): the Special Function Registers (SFRs)

Internal RAM

Internal RAM Register Banks Bit-addressable Locations   There are four register banks from 00H to 1FH. On power-up, registers R0 to R7 are located at 00H to 07H. However, this can be changed so that the register set points to any of the other three banks (if you change to Bank 2, for example, R0 to R7 is now located at 10H to 17H). Bit-addressable Locations The 8051 contains 210 bit-addressable locations of which 128 are at locations 20H to 2FH while the rest are in the SFRs. Each of the 128 bits from 20H to 2FH have a unique number (address) attached to them. Special Function Registers (SFRs) Not all SFRs are bit-addressable. Those that are have a unique address for each bit. The Missing Registers The two registers not shown in the table above are the instruction register and the program counter. These two very important registers are not placed in RAM because it is not necessary to make them directly accessible to the programmer. The instruction register gets its data from the execution cycle while the program counter is manipulated by the operation of these instructions.