Multiplexer.

Slides:



Advertisements
Similar presentations
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Advertisements

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Example of a Combinatorial Circuit: A Multiplexer (MUX)
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Multiplexers DeMultiplexers XOR gates
DIGITAL COMPONENTS By Sohaib.
Circuit, State Diagram, State Table
Combinational Logic Design
Combinational and Sequential Logic Circuits.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Functions of Combinational Logic
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Combinational Design, Part 3: Functional Blocks
Morgan Kaufmann Publishers
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.
ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)
Multiplexers and Demultiplexers
ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.
Multiplexers and De-Multiplexers 1
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Computer Architecture From Microprocessors To Supercomputers
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Multiplexers and De-Multiplexers
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
Computer Organization CSC 405 Decoders and Multiplexers.
3.13 How many output lines will a five-input decoder have?
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Multiplexer.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
EKT 124 MUX AND DEMUX.
CS221: Digital Logic Design Combinational Circuits 3
CSE 140 Lecture 12 Combinational Standard Modules
Combinational Circuits
Multiplexers and Demultiplexers,
Combinational Logic Circuits
Chapter 2.3 Binary Logic.
OTHER COMBINATIONAL LOGIC CIRCUITS
Combinational Circuit Design
The Multiplexer Multi what?
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
What is a Multiplexer (MUX)?
Unit5 Combinational circuit and instrumentation system.
CSE 140 Lecture 12 Combinational Standard Modules
How Boolean logic is implemented
EET107/3 DIGITAL ELECTRONICS 1
COE 202: Digital Logic Design Combinational Circuits Part 3
KS4 Electricity – Electronic systems
Binary Logic.
Electronics for Physicists
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Example of a Combinatorial Circuit: A Multiplexer (MUX)
Presentation transcript:

Multiplexer

Multiplexer Also called as Data Selector. m control signals Also called as Data Selector. Multiplex means Many into one. n i/p signals 1 o/p signal Multiplexer It is a combinational logic circuit Multiplexer is a circuit with many inputs and only one output. i.e. it accepts several data inputs and allows only one of them AT A TIME to get through to the output The routing of desired data input to output is controlled by SELECT (CONTROL) LINES.

Above diagram is of n:1 multiplexer with n input lines, m control lines and 1 output line. Here 2m = n So we can have 2:1 MUX ;with 1 control line 4:1 MUX ;with 2 control line 8:1 MUX ;with 3 control line 16:1 MUX ;with 4 control line

2:1 Multiplexer Circuit Diag. Inputs Output S0 D0 1 D1 Here the 2: 1 MUX has two I/P lines D0 and D1 and one select (control) line S0 When S0 =0 then output= D0 When S0 =1 then output= D1

4:1 Multiplexer Circuit diagram and truth table of 4:1 MUX are shown below: Inputs Output S1 S0 D0 1 D1 D2 D3

Assignment: Draw circuit diagram and write the truth table of 8:1 Multiplexer and 16:1 multiplexer.

realizations of a 4-to-1 multiplexer from a decoder, AND gate and an OR gate:

Demultiplexer Also called as Data distributor. m control signals Also called as Data distributor. Demultiplex means one to Many. 1 i/p signals n o/p signal Demultiplexer Demultiplexer is a circuit with one input and many outputs. i.e. it accepts one data input and steer the input signal to one of the output line. The routing of data input to one of the output is controlled by CONTROL SIGNALS. The circuit has 1 i/p signal, m control signals & n o/p signals

Demultiplexer is exactly reverse of multiplexer. Above diagram is of 1:n demultiplexer. Relationship b/w m & n is given by 2m = n where m = no. of control lines, n = no. of output lines So we can have 1:2 DEMUX ;with 1 control line 1:4 DEMUX ;with 2 control line 1:8 DEMUX ;with 3 control line 1:16 DEMUX ;with 4 control line

1:2 Demultiplexer Circuit Diag. Here the 1:2 DEMUX has 2 O/P lines Y0 and Y1 and one select (control) line S0 When S0 =0 then output= Y0 When S0 =1 then output= Y1

1:4 Demultiplexer Circuit diagram and truth table of 1:4 DEMUX are shown below: Inputs Output S1 S0 Y0=D 1 Y1=D Y2=D Y3=D

Assignment: Draw circuit diagram and write the truth table of 1:8 Demultiplexer and 1:16 Demultiplexer.

Applications A very common application for this type of circuit is found in computers, where dynamic memory uses the same address lines for both row and column addressing. A set of multiplexers is used to first select the row address to the memory, then switch to the column address