Non-aligned code P1.0 is toggled at program start and used for scope trigger to indicate program start P1.0 toggles 4 times during for loop with 0,5s delay.

Slides:



Advertisements
Similar presentations
OPTIMIZING C CODE FOR THE ARM PROCESSOR Optimizing code takes time and reduces source code readability Usually done for functions that are critical for.
Advertisements

Post Run13 MuTR/MuTrig Maintenance 1. Cathode Cable in mis-contact : South Station-1 Oct-5, Gap-2 2.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
1 st Place Post-Secondary Winner. 2 nd Place Post-Secondary Winner.
Assembly Language for Intel-Based Computers Chapter 2: IA-32 Processor Architecture Kip Irvine.
1 of 30 1 st Derivative The formula for the 1 st derivative of a function is as follows: It’s just the difference between subsequent values and measures.
E.Papandrea PM3 - Paris, 2 nd Mar 2004 DFCI COMPUTING PERFORMANCEPage 1 Enzo Papandrea COMPUTING PERFORMANCE.
LAB 7: WDT+ and Low-Power Optimization
Assemblers.
Garo Bournoutian and Alex Orailoglu Proceedings of the 45th ACM/IEEE Design Automation Conference (DAC’08) June /10/28.
1 UML Sequence Diagrams UML Distilled, Third Edition, Chapter 4 M. Fowler.
University of Tehran 1 Microprocessor System Design Processor Timing.
Segment Descriptor Segments are areas of memory defined by a programmer and can be a code, data or stack segment. In segments need not be all the.
 Life Expectancy is 180 th in the World.  Literacy Rate is 4 th in Africa.
Relational Operators Result is boolean: greater than (>) less than (=) less than or equal to (
MSP430FR57xx Demo. System clock = 8MHz (DCO) Memory Block Size = 512 bytes, Long word writes FRAM enables 100x faster writes at 3x lower power Write Speed.
Chapter Overview General Concepts IA-32 Processor Architecture
Arduino.
Compsci 210 Tutorial Five.
E1 Structure and Traffic Mapping
Digital-to-Analog Analog-to-Digital
NVMTS 2012, Oct 31st – 2nd Nov, Singapore
CS2100 Computer Organization
CS203 – Advanced Computer Architecture
Universal Interface, 4-fold, FM, US/U 4.2
UML SEQUENCE DIAGRAM.
Magister Sistem Informasi Universitas Komputer Indonesia
Computer Architecture
1. Introduction A microprocessor executes instructions given by the user Instructions should be in a language known to the microprocessor Microprocessor.
Soldering Process < 50 mm Solder Wire Holding Technique
AVR Addressing Modes Subject: Microcontoller & Interfacing
SUBMITTED BY EDGEFX TEAM
Single Clock Datapath With Control
Representing Information as bit patterns
Do-more Technical Training
Lu Peng, Jih-Kwon Peir, Konrad Lai
CDA 3101 Spring 2016 Introduction to Computer Organization
Stack Lesson xx   This module shows you the basic elements of a type of linked list called a stack.
وكيفية عمل التقدير النجمي
Project EASY Data sources and evaluation Administrative Data
Implementation of IDEA on a Reconfigurable Computer
الجزء الثالث دراسة السوق.
NON-BASELINE CYCLE WITH DELAYED OVULATION
Ka-Ming Keung Swamy D Ponpandi
A Distribution Network
Welcome back to Software Development!
FFT analysis Goal : Energy calibration ( systematic error estimation)
Phone Number BINGO!!!.
MDS 3.0 The Activities Component to the Process….using the Assessment tool to develop consistent documentation.
Progression of Text Levels Expected in Grades 1 - 5
4n + 2 1st term = 4 × = 6 2nd term = 4 × = 10 3rd term
Common Mechanisms on Machinations
Ma-603 Mach 153B John Branlund.
EDLC(Embedded system Development Life Cycle ).
CNET 315 Microprocessor & Assembly Language
Scope.
Counting Elements of Disjoint Sets: The Addition Rule
4 Years Milestone plan – (Company Name)
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXLINCOLNMEMORIALXXXXXXXXXXXXXXXCREATEDBY:MATTRAGUSAXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXNanoCEMMSXXXX
EECE.3170 Microprocessor Systems Design I
1st language words & bits 2nd language words & bits
Intel 8086.
CMPE212 Discussion 11/21/2014 Patrick Sykes
Power Efficiency for Individually Addressed Frames Reception
# holes in the club Recommendation on what to write in Settings
Ka-Ming Keung Swamy D Ponpandi
A first attempt at learning about optimizing the TigerSHARC code
Traffic Filter based Wakeup Service
Digital Electronics and Logic Design
Presentation transcript:

Non-aligned code P1.0 is toggled at program start and used for scope trigger to indicate program start P1.0 toggles 4 times during for loop with 0,5s delay D1s loop consists of 2 loops 1st loop is executed 541k times (2 flash access cycles) 2nd loop is executed 458k times (3 flash access cycles) 4 x 0,5s loop consists of 2 loops 1st loop is executed 41k times (3 flash access cycles) 2nd loop is executed 458k times (4 flash access cycles)

Aligned code P1.0 is toggled at program start and used for scope trigger to indicate program start P1.0 toggles 4 times during for loop with 0,5s delay 1s loop still show same current consumption 4 x 0,5s loops are now on the same level as the 1s loop because they are also aligned on 32 bit now