SLC5 VME ROD based test system for Pixel DAQ: Outlook for Spring 2014

Slides:

Advertisements

Similar presentations

1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.

Advertisements

June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.

RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,

An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.

Lesson 15 – INSTALL AND SET UP NETWARE 5.1. Understanding NetWare 5.1 Preparing for installation Installing NetWare 5.1 Configuring NetWare 5.1 client.

1 August 2000ATLAS SCT and Pixel Off-Detector PDR 1 SCT ROD Crate DAQ Status and Schedule John Hill University of Cambridge.

1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,

DAQ Status. F.S. Cafagna, Coll. Meeting 16 March Hardware  In 555, one equipped crate for VME readout  top crate  9U crate  Power Supply 

Testing Virtual Machine Performance Running ATLAS Software Yushu Yao Paolo Calafiura LBNL April 15,

DAQ Status & Plans GlueX Collaboration Meeting – Feb 21-23, 2013 Jefferson Lab Bryan Moffit/David Abbott.

SBS/A1n DAQ status Alexandre Camsonne August 28 th 2012.

Pixel Upgrade Plans ROD/BOC PRR July 17, 2013 T. Flick University of Wuppertal.

Boosting Event Building Performance Using Infiniband FDR for CMS Upgrade Andrew Forrest – CERN (PH/CMD) Technology and Instrumentation in Particle Physics.

Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006.

LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

Independent front-end read out subsystems for 17 detectors in three underground sites. All electronics modules of each subsystem are reside in one VME.

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

L3 DAQ the past, the present, and your future Doug Chapin for the L3DAQ group DAQ Shifters Meeting 26 Mar 2002.

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID.

SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.

Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.

Mobile DAQ Testbench ‘Mobi DAQ’ Paulo Vitor da Silva, Gerolf Schlager.

A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.

Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.

Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?

LECC 2005, Heidelberg Markus Joos, CERN-PH/ESS 1 The VMEbus processor hardware and software infrastructure in ATLAS Markus Joos, CERN-PH/ESS 11th Workshop.

Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

Development of UW Pixel DAQ System Final Report : Fall 2014 Jimin Kim University of Washington Department of Physics/Mathematics December 11 th

1 ATLAS Lehman Review, Silicon ROD Douglas Ferguson, Richard Jared, John Joseph and Lukas Tomasek Wisconsin May 21 to May 23, 2003.

Test Setup for FE-I3 single chips / modules, FE-I4_proto1 and for full scale FE-I4 Marlon Barbero, Bonn.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.

Management of the LHCb Online Network Based on SCADA System Guoming Liu * †, Niko Neufeld † * University of Ferrara, Italy † CERN, Geneva, Switzerland.

CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.

Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.

DAQ Status & Plans GlueX Collaboration Meeting – Feb 21-23, 2013 Jefferson Lab Bryan Moffit/David Abbott.

Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)

AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.

Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.

HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.

1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.

The BaBar Online Detector Control System Upgrade Matthias Wittgen, SLAC.

B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.

The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.

DBM DAQ Status Ales IBL DAQ Workshop Held previous week and first part of this week

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.

Jimin Kim and Austin Piehl University of Washington

Gu Minhao, DAQ group Experimental Center of IHEP February 2011

VME Pixel ROD in UW Pixel Lab Final Report

NFV Compute Acceleration APIs and Evaluation

ATLAS Pre-Production ROD Status SCT Version

Communication Models for Run Control with ATCA-based Systems

Institute of Nuclear Physics Polish Academy of Sciences

VME Pixel ROD Setup in UW Pixel Lab B050

Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos

DAQ for ATLAS SCT macro-assembly

Jimin Kim Thinh Nguyen Sen Mao

The Software Framework available at the ATLAS ROD Crate

D.Cobas, G. Daniluk, M. Suminski

Test-rigs outside CERN

Read-out of High Speed S-LINK Data Via a Buffered PCI Card

PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM

DAQ Architecture Design of Daya Bay Reactor Neutrino Experiment

RoD set-up for the TileCal testbeam, 2003 period.

The Performance and Scalability of the back-end DAQ sub-system

LHCb Online Meeting November 15th, 2000

Presentation transcript:

SLC5 VME ROD based test system for Pixel DAQ: Outlook for Spring 2014 Jimin Kim Sen Mao University of Washington Department of Physics

Table of Contents Motivation of the VME ROD Project Interface hardware and software setup Past accomplishments Goals and plan for Spring 2014 Summary

Motivation of the VME ROD Project Deploy a VME ROD based test system for Pixel DAQ using ATLAS Pixel ROD and IBLROD Software/Firmware Development and Implementation ROD/BOC system SLC5 + TDAQ-04-00-01 Pixel ROD Rev E (from Iowa) eBOC (From John Joseph) ePPO (To be discussed) FEI3 Pixel Module (From Maurice) SLC6 + TDAQ5 IBLROD Rev C (from LBNL) BOC (From Tobias Flick) FEI4 Pixel Module (Confirmation Required)

Interface hardware and software Setup: SLC5 VME Pixel ROD Pixlab 05 CPU : Intel Core 2 Duo E6550/2.33Ghz Memory : 8173.972 Mb Linux Version – Scientific Linux CERN 5 Kernel : 2.6.18-371.4.1.el5PAE Installed Software : TDAQ-04-00-01 IBLDAQ-0-0-0-10838 Single Board Computer Model : VP-CP1 (Concurrent Technologies) CPU : Pentium III/851.987 Mhz Memory : 246.052 Mb Linux Version – Scientific Linux CERN 5 Kernel : 2.6.18-238.1.1.el5.sbc VME Slot 1 Second Local Network (Sharing storage) VME Crate ATLAS Pixel ROD Model : ATLAS ROD for SCT/Pixel Rev E Manufacturer : University of Wisconsin VME Slot 10 (Currently under inspection) Control via terminal remote control

Current Hardware eBOC Pixel ROD Rev E + FEI3 IBLROD Rev C + FEI4A SBC Interface Pixel ROD Rev E + FEI3 IBLROD Rev C + FEI4A VME Crate VP-CP1 Single Board Computer eBOC

VME Pixel ROD Setup SBC Interface Pixlab05 VME Crate

Past Accomplishments Second Local Network between the Pixlab05 and Single Board Computer has been established with necessary NFS-shared directories Necessary software TDAQ-04-00-01 and IBLDAQ-0-0-0-10838 have been installed and debugged for the current hardware environment (supports USBPIX) VME Interface between the Pixel ROD and the Single Board Computer has been established with necessary VME drivers installed The 3.3V power problem on the Pixel ROD has been studied and sent to John Joseph for an inspection

Goals for Spring 2014 (Tentative) Hardware Successful setup of a full DAQ readout chain for FEI3 module FEI3 Module/ePP0 (Optoboard)/eBOC/Pixel ROD/ROBIN Card (ROS) Understanding of each component in the chain (ePP0, eBOC and ROBIN) Understand the ROD Architecture and its data path firmware (Formatter, Event Fragment Builder, Router, Controller) Software (In the mean time while ROD is under inspection) Study and analyze the ‘Athena Framework’ Setup a DummyPixController

Thank you, any question?