Dominance Fault Collapsing

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Combinational Logic : NAND – NOR Gates CS370 – Spring 2003.
Logic Gates.
Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
4/20/2006 ELEC7250 Project: Grimes 1 Logic Simulator for Hierarchical Bench Hillary Grimes III – Term Project ELEC 7250 – Spring 2006.
A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
Lecture 5 Fault Modeling
1 Lecture 10 Redundancy Removal Using ATPG n Redundancy identification n Redundancy removal Original slides copyright by Mike Bushnell and Vishwani Agrawal.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
ELEC7250: VLSI Testing Spring 2004 Experimental Analysis of Fault Collapsing Methods Dixit, Ayoush M.
Dominance Fault Collapsing Lu Yuanlin ECE Dept. Auburn University.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
Basic Logic Operations and Standard Logic Gates (Lecture #1) ECE 331 – Digital System Design.
1 EECS 219B Spring 2001 Timing Optimization Andreas Kuehlmann.
Logic Gates It’s Only Logical. Logic Gates Are the switches that computers and similar devices use. They hold their state until something changes. Are.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Page 1EL/CCUT T.-C. Huang Mar TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Dominance Fault Collapsing 1 VLSI TESTING PROJECT Dominance Fault Collapsing Anandshankar Mudlapur Arun Balaji Kannan Muthu Balaji Ramkumar Muthu Balan.
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Logic Gates and Boolean Algebra Introduction to Logic II.
CS 111 – Aug. 27 Section 1.1 –Binary data and operations –Logic gates –Flip-flop –A binary shorthand: hexadecimal Commitment for next day: –Please read.
Eng. Mai Z. Alyazji October, 2016
Application: Digital Logic Circuits
Logic Gates.
ECE 331 – Digital System Design
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
EI205 Lecture 5 Dianguang Ma Fall 2008.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Definitions D-Algorithm (Roth) D-cubes Bridging faults
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
UNIVERSAL GATES.
Schematics 201 Lecture Topic: Electrical Symbols
Universal gates.
Lecture 5 Fault Modeling
ECE 331 – Digital System Design
Logic Gates.
Boolean Algebra.
Logic Gates.
Garimella Srinivas Gottiparthy Ramraj Vippa Prakash
KS4 Electricity – Electronic systems
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
GCSE Computer Science – Logic Gates & Boolean Expressions
Today You are Learning simple logic diagrams using the operations AND, OR and NOT truth tables combining Boolean operators using AND, OR and NOT.
Logic Gates.
Veeraraghavan Ramamurthy
Topics Switch networks. Combinational testing..
VLSI Testing Lecture 3: Fault Modeling
Reference: Moris Mano 4th Edition Chapter 5
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Department of Electronics
Logic Gates AIM: To know the different types of logic gate
Agenda Lecture Content: Combinatorial Circuits Boolean Algebras
Presentation transcript:

Dominance Fault Collapsing Ravi Chandra Paruchuri Spring 2004

Definition If all tests of fault F2 detect another fault F1, then F2 is said to dominate F1. In summary, The n-input boolean gate requires n+1 single stuck at faults to be modeled To collapse faults of a gate , all faults from the output can be eliminated retaining one type of fault (sa0 for AND and NAND; sa1 for OR and NOR) on each input and the other type on any one of the inputs The output faults of the NOT gate and the wire can be removed as long as both faults on the input are retained No collapsing is possible for fan out

Algorithm Reads the .eqf file and picks up one fault from each line and stores it in a file say .txt file Reads the number of inputs from .lev file Retain all the faults from the primary inputs Drop the fault if its on the output line Pick the fault if its not on any primary input or on any output line If the fault is 0 (.int file) and the gates (.lev file) are either AND or NAND, see whether the other inputs have a fan out or not . If the other input doesn’t have fan out drop the fault else retain all the faults Similarly, if the fault is 1 and the gates are either OR or NOR see whether the other inputs have a fan out or not. If the other input doesn’t have fan out drop the fault else retain all the faults

All the results have been verified The number of faults in the dominance collapsed set is 16 as compared to 22 of the equivalent collapsed set for circuit C17. The number of faults in the dominance collapsed set is 248 as compared to 301 of the equivalent collapsed set for the circuit 74181(ALU with NAND gates) All the results have been verified

Demo !!!!

Questions????