Lecture #6 EGR 277 – Digital Logic

Slides:



Advertisements
Similar presentations
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Advertisements

Combinational Logic Circuits Chapter 2 Mano and Kime.
ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Gate-level Minimization
Chapter 3 Simplification of Switching Functions
Give qualifications of instructors: DAP
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Computer Engineering (Logic Circuits) (Karnaugh Map)
EEE324 Digital Electronics Ian McCrumRoom 5B18, Lecture 4: Boolean Algebra.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Optimization Algorithm
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
1 SOP and POS Expressions from K-maps The examples so far have all generated minimal SOP expressions. POS expressions can be formed as follows: 1.Group.
Computer Organization CSC 405 Quine-McKluskey Minimization.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
Lecture 5: K-Map minimization in larger input dimensions and K-map minimization using max terms CSE 140: Components and Design Techniques for Digital Systems.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
CHAPTER 6 Quine-McCluskey Method
Lecture 6 Quine-McCluskey Method
SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
CHAPTER 3 Simplification of Boolean Functions
De Morgan’s Theorem,.
ELEC Digital Logic Circuits Fall 2014 Logic Minimization (Chapter 3)
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Computer Organisation
3-7 Other Two-level Implementations
QUINE-McCLUSKEY METHOD
CS 352 Introduction to Logic Design
Princess Sumaya University
EEL 3705 / 3705L Digital Logic Design
ECE 331 – Digital System Design
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Chapter 6 Quine-McCluskey Method
Optimized Implementation of Logic Function
BASIC & COMBINATIONAL LOGIC CIRCUIT
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Combinatorial Logic Circuit
CH7 Multilevel Gate Network
Optimization Algorithm
Function Minimization Algorithms
MINTERMS and MAXTERMS Week 3
SYEN 3330 Digital Systems Chapter 2 – Part 6 SYEN 3330 Digital Systems.
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Instructor: Alexander Stoytchev
Chapter 10.3 and 10.4: Combinatorial Circuits
Minimization of Switching Functions
Instructor: Alexander Stoytchev
Overview Part 2 – Circuit Optimization
CHAPTER 6 QUINE-McCLUSKEY METHOD
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Digital Fundamentals Floyd Chapter 5 Tenth Edition
Combinational Logic Circuit
Laws & Rules of Boolean Algebra
Circuit Simplification and
Presentation transcript:

Lecture #6 EGR 277 – Digital Logic Reading Assignment: Chapter 3 in Digital Design, 3rd Edition by Mano Handout: Quine-McCluskey computer program (example). The program is only 27 kB in size! Minimization Methods: Recall that this chapter deals with three methods for minimizing Boolean expressions: 1) Boolean algebra 2) Karnaugh maps 3) Tabulation methods – primarily the Quine-McCluskey method Procedure (Quine-McCluskey method): 1. List all minterms in binary form by weight with the smallest weight at the top. Call this LIST #1. 2. Compare terms in adjacent weight groups. If two terms differ in only one bit position, put the term in LIST #2 with a “-“ in the position of the differing bit. List the minterms that were combined to form the new term next to it and check the minterms (they are now covered by the new term, so they are no longer needed and are not prime implicants).

Lecture #6 EGR 277 – Digital Logic 3. Continue in the same manner, comparing terms in LIST #2 to form LIST#3 (and checking off the terms that were combined), comparing terms in LIST#3 to form LIST#4, etc. Note: To relate this to Karnaugh maps: LIST #1 corresponds to all minterms LIST #2 corresponds to all possible groups of two minterms LIST #3 corresponds to all possible groups of four minterms LIST #4 corresponds to all possible groups of eight minterms etc. 4. All unchecked terms are prime implicants (PI). Number them PI1, PI2, PI3, etc. 5. Construct a prime implicant chart (PI Chart) listing all PI’s versus all minterms and place X’s in the chart to indicate which minterms are covered by each PI.

Lecture #6 EGR 277 – Digital Logic 6. Select a minimum number of PI’s to cover all minterms as follows: A) If a minterms is only covered by one PI, it is an essential PI. Save the PI off to the side to be a part of the final solution. Remove the PI and all minterms covered by it from the PI Chart. You might now draw a “reduced PI Chart”. B) Look for and eliminate any PI’s that are completely contained within another PI (i.e., the smaller PI can be eliminated if the larger PI contains all of the smaller PI’s minterms). You might now draw a “reduced PI Chart”. C) Repeat steps A and B until all minterms in the PI Chart have been covered by PI’s removed in steps A and proceed to step 7. If steps A and B could not be used to completely reduce the PI Chart, then the chart is cyclic and there are multiple possible equivalent solutions. Proceed to step D. D) Cyclic PI Charts: Randomly pick any of the remaining PI’s and treat it as essential (i.e., save it off to the side to be a part of the final solution). Remove the PI and all minterms covered by it from the PI Chart. You might now draw a “reduced PI Chart”. Go back to steps A and B to finish reducing the PI Chart. Note: Different random choices yield different solutions. You could go back and try other choices of PI’s to be treated as essential to find other solutions. 7. The function f can now be expressed by the sum of the PI’s that were set aside as essential to the solution. Treat the 1’s in a PI as uncomplemented variables, the 0’s as complemented variables, and the dashes (“-“) as unnecessary variables.

Lecture #6 EGR 277 – Digital Logic Example: Use the Quine-McCluskey method to find a minimal SOP expression for f(A,B,C,D) = (2,4,6,8,9,10,12,13,15). 1. LIST #1 (Minterms by weight) 2. LIST #2

Lecture #6 EGR 277 – Digital Logic 3. LIST #3 4. All unchecked terms are prime implicants (PI). Number them PI1, PI2, PI3, etc. 5. Construct a prime implicant chart (PI Chart) listing all PI’s versus all minterms and place X’s in the chart to indicate which minterms are covered by each PI. PI Chart:

Lecture #6 EGR 277 – Digital Logic 6A. Remove Essential PI’s: Reduced PI Chart: 6B. Remove Unnecessary PI’s: Reduced PI Chart: 6A. Remove “Essential” PI’s: (essential in the reduced chart) 6B. Remove Unnecessary PI’s: 7. Express F(A,B,C,D) as a sum of essential PI’s.

Lecture #6 EGR 277 – Digital Logic Cyclic PI Charts: Recall from K Maps that there are often multiple minimal solutions. When using the Quine-McCluskey method, functions with multiple minimal solutions result in “cyclic PI Charts (see Procedures - Step 6C). Example: Use the Quine-McCluskey method to find a minimal SOP expression for f(A,B,C,D) = (1, 3, 4, 6, 7, 9, 13, 15).

Lecture #6 EGR 277 – Digital Logic Example: (continued)

Lecture #6 EGR 277 – Digital Logic Implementing SOP expressions using NAND gates NAND gates are "universal gates" and thus any circuit could be constructed using only NAND gates. Motivation: To reduce the # of IC’s instead of # of gates. NAND gates are commonly represented using two symbols: NAND gates with their inputs tied together act like inverters. This is true of any number of inputs, so we often represent a NAND tied as an inverter as having only one input as shown below. Illustrate how NAND's could be used to replace NOT, OR, AND, NOR, and XOR gates.

Lecture #6 EGR 277 – Digital Logic SOP circuits can be easily converted to NAND circuits by "balancing bubbles". Examples: Implement each expression below using only 2-input (7400) NAND gates. 1. f(A,B,C) = AB' + BC' 2. f(A,B,C,D) = AB' + BC' + CD 3. f(A,B,C,D) = A + BC' + CD

Lecture #6 EGR 277 – Digital Logic Implementing POS expressions using NOR gates NOR gates are "universal gates" and thus any circuit could be constructed using only NOR gates. Motivation: To reduce the # of IC’s instead of # of gates. NOR gates are commonly represented using two symbols: NOR gates with their inputs tied together act like inverters. This is true of any number of inputs, so we often represent a NOR tied as an inverter as having only one input as shown below. Illustrate how NOR's could be used to replace NOT, OR, AND, NAND, and XOR gates.

Lecture #6 EGR 277 – Digital Logic SOP circuits can be easily converted to NOR circuits by "balancing bubbles". Examples: Implement each expression below using only 2-input (7402) NOR gates. 1. f(A,B,C) = (A + B’)(B + C’) 2. f(A,B,C,D) = (A + B’)(B + C’)(C + D) 3. f(A,B,C,D) = A(B + C’)(C + D)