Gruppo Server CCR michele.michelotto at pd.infn.it

Slides:



Advertisements
Similar presentations
4. Shared Memory Parallel Architectures 4.4. Multicore Architectures
Advertisements

Hepmark project Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it.
Nov COMP60621 Concurrent Programming for Numerical Applications Lecture 6 Chronos – a Dell Multicore Computer Len Freeman, Graham Riley Centre for.
OPTERON (Advanced Micro Devices). History of the Opteron AMD's server & workstation processor line 2003: Original Opteron released o 32 & 64 bit processing.
INTEL COREI3 INTEL COREI5 INTEL COREI7 Maryam Zeb Roll#52 GFCW Peshawar.
Microprocessors I Time: Sundays & Tuesdays 07:30 to 8:45 Place: EE 4 ( New building) Lecturer: Bijan Vosoughi Vahdat Room: VP office, NE of Uni Office.
CSCE101 – 4.2, 4.3 October 17, Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.
A comparison of HEP code with SPEC benchmark on multicore worker nodes HEPiX Benchmarking Group Michele Michelotto at pd.infn.it.
Cosc 2150 Current CPUs Intel and AMD processors. Notes The information is current as of Dec 5, 2014, unless otherwise noted. The information for this.
HS06 on the last generation of CPU for HEP server farm Michele Michelotto 1.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
111 *Other names and brands may be claimed as the property of others Q Sell Up Guide Intel ® Core™ i7 (Bloomfield) vs. Lynnfield Positioning Intel.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.
K10 based AMD processors Dezső Sima Fall 2007 (Ver. 2.1)  Dezső Sima, 2007.
COMPUTER ARCHITECTURE
Adam Meyer, Michael Beck, Christopher Koch, and Patrick Gerber.
Basic Computer Structure and Knowledge Project Work.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Computer Performance Computer Engineering Department.
Processor Development The following slides track three developments in microprocessors since Clock Speed – the speed at which the processor can carry.
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
History of Microprocessor MPIntroductionData BusAddress Bus
Energy Savings with DVFS Reduction in CPU power Extra system power.
PDSF at NERSC Site Report HEPiX April 2010 Jay Srinivasan (w/contributions from I. Sakrejda, C. Whitney, and B. Draney) (Presented by Sandy.
HS06 on new CPU, KVM virtual machines and commercial cloud Michele Michelotto 1.
Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Table 4, Ali Kergaye, Matthew Martinez, Peterona Mahuru,Riley Sorensen, Samuel Delgado What kind of computer do we want?
CERN IT Department CH-1211 Genève 23 Switzerland t IHEPCCC/HEPiX benchmarking WG Helge Meinhard / CERN-IT LCG Management Board 11 December.
HS06 on last generation of HEP worker nodes Berkeley, Hepix Fall ‘09 INFN - Padova michele.michelotto at pd.infn.it.
3/12/2013Computer Engg, IIT(BHU)1 OpenMP-3. OMP_INIT_LOCK OMP_INIT_NEST_LOCK Purpose: ● This subroutine initializes a lock associated with the lock variable.
Processors with Hyper-Threading and AliRoot performance Jiří Chudoba FZÚ, Prague.
Chap 4: Processors Mainly manufactured by Intel and AMD Important features of Processors: Processor Speed (900MHz, 3.2 GHz) Multiprocessing Capabilities.
HS06 performance per watt and transition to SL6 Michele Michelotto – INFN Padova 1.
HEPMARK2 Consiglio di Sezione 9 Luglio 2012 Michele Michelotto - Padova.
I7’s Core. Intel’s Core i7 Content Overview Socket SSE 4.2 Instruction Set Cores –Intel Quickpath Interconnect –Nehalem - new micro-architecture –EP,
From Westmere to Magny-cours: Hep-Spec06 Cornell U. - Hepix Fall‘10 INFN - Padova michele.michelotto at pd.infn.it.
Programming Multi-Core Processors based Embedded Systems A Hands-On Experience on Cavium Octeon based Platforms Lab Exercises: Lab 1 (Performance measurement)
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
New CPU, new arch, KVM and commercial cloud Michele Michelotto 1.
The last generation of CPU processor for server farm. New challenges Michele Michelotto 1.
© 2008 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice ProLiant G5 to G6 Processor Positioning.
PASTA 2010 CPU, Disk in 2010 and beyond m. michelotto.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
CERN IT Department CH-1211 Genève 23 Switzerland t IHEPCCC/HEPiX benchmarking WG Helge Meinhard / CERN-IT Grid Deployment Board 09 January.
Sobolev(+Node 6, 7) Showcase +K20m GPU Accelerator.
SI2K and beyond Michele Michelotto – INFN Padova CCR – Frascati 2007, May 30th.
Computer Architecture & Operations I
Benchmarking of CPU models for HEP application
Morgan Kaufmann Publishers Technology Trends and Performance
Intel and AMD processors
Brief introduction about “Grid at LNS”
Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it
CCR Autunno 2008 Gruppo Server
Gruppo Server CCR michele.michelotto at pd.infn.it
Worker Node per HEP – Technology update
How to benchmark an HEP worker node
CS 286 Computer Architecture & Organization
Low Power processors in HEP
How INFN is moving out of SI2K has a benchmark for Worker Nodes
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Passive benchmarking of ATLAS Tier-0 CPUs
HISTORY OF MICROPROCESSORS
Transition to a new CPU benchmark
Comparing dual- and quad-core performance
CERN Benchmarking Cluster
HISTORY OF MICROPROCESSORS
INFN - Padova michele.michelotto at pd.infn.it
Multicore / Multiprocessor Architectures
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Presentation transcript:

Gruppo Server CCR michele.michelotto at pd.infn.it Status Report

michele michelotto - INFN Padova HEP-SPEC06 471.omnetpp 473.astar 483.xalancbmk 444.amd 447.dealII 450.soplex 453.povray Integer tests Floating Point tests Geometric average on 7 tests. Sum on all cores Sum on all Worker nodes Hepix Fall 09 michele michelotto - INFN Padova 2 2

michele michelotto - INFN Padova “old cpu” Hepix Fall 09 michele michelotto - INFN Padova 3 3

michele michelotto - INFN Padova Modern 4core processor processor HS06 HS06/Clock HS06/Clock/core Core/ Logical cpu Intel Clovertown 53xx 53-60 23-26 2.90-3.20 8 Intel Harpertown 54xx 60-70 25-28 3.20-3.50 AMD Shanghai 23xx 60-74 25-27 3.20-3.60 AMD Instanbul 24xx 96-99 40-44 3.34 -3.73 12 Intel Gainestown 5520 80-95-120 43-53 3.33-5.39 8-16 About 60 Measurement from Brunengo, Macorini, Crescente, Calzolari (all INFN), Srinivasan (LBNL), Iribarren (CERN), Alef (GridKa), PIC, RAL, Nikhef nehalem DC-QC Xeon Hepix Fall 09 michele michelotto - INFN Padova 4 4

michele michelotto - INFN Padova Measuring Nehalem Phase space complicated 32-64 bit Hyperthreading ON - OFF Memory (Size and number of channels) Turbo Mode ON - OFF Hepix Fall 09 michele michelotto - INFN Padova 5 5

michele michelotto - INFN Padova The official HS06: 32bit HS06 HT is on 118.30 (16t) 81.81 (8t) Hepix Fall 09 michele michelotto - INFN Padova 6 6

michele michelotto - INFN Padova 64 bit HS06 HT is on 136.74 (16t) 95.14 (8t) Hepix Fall 09 michele michelotto - INFN Padova 7 7

michele michelotto - INFN Padova 32 vs 64 Hepix Fall 09 michele michelotto - INFN Padova 8 8

Memory 48GB (6x8) 24GB (3x8) 16GB (2x8) 64 bit Memory 48GB (6x8) 24GB (3x8) 16GB (2x8) 32 bit Hepix Fall 09 michele michelotto - INFN Padova 9 9

michele michelotto - INFN Padova HT OFF 32bit With HT OFF I’d imagine saturation after 8th thread Will HT OFF 1-8 = HT ON? Hepix Fall 09 michele michelotto - INFN Padova 10 10

michele michelotto - INFN Padova HT ON vs HT OFF HT ON:81.81 HT OFF: 95.96 HT OFF is better up to 11t Hepix Fall 09 michele michelotto - INFN Padova 11 11

michele michelotto - INFN Padova HT OFF 64bit At 64 bit: same behaviour Hepix Fall 09 michele michelotto - INFN Padova 12 12

michele michelotto - INFN Padova Turbo mode Turn off the voltage on idle cores and overclock +133 MHz or even +266MHz the actives cores if temperature is ok 5520 Default clock is 2266 MHz 5520 3 of 4 core +1bin  2400 MHz 5520 1 or 2 core +2bin  2533 MHz New half-generation e.g. Xeon 3500 up to 4 bin Hepix Fall 09 michele michelotto - INFN Padova 13 13

michele michelotto - INFN Padova Turbo mode Benefit of Turbo mode decrease when number of active core increase Hepix Fall 09 michele michelotto - INFN Padova 14 14

michele michelotto - INFN Padova Opteron 2427 32bit HS06: 98.05 (12t) Hepix Fall 09 michele michelotto - INFN Padova 15 15

michele michelotto - INFN Padova Opteron 2427 – 64bit HS06: 111.46 (12t) Hepix Fall 09 michele michelotto - INFN Padova 16 16

michele michelotto - INFN Padova Instanbul 2 x exacore Opteron 2427 – 2200 MHz – 32GB 2P x 6cores Hepix Fall 09 michele michelotto - INFN Padova 17 17

Overbooking? 5520 with HT OFF increased performance even after 8 cores 2247 doesn’t show any drop with 12 cores fully loaded What happens if we start overloading with more processes than cores?

michele michelotto - INFN Padova 5520(2266) vs 2427(2200) Hepix Fall 09 michele michelotto - INFN Padova 19 19

michele michelotto - INFN Padova 5520(2266) vs 2427(2200) Hepix Fall 09 michele michelotto - INFN Padova 20 20

michele michelotto - INFN Padova 5520(2266) vs 2427(2200) Hepix Fall 09 michele michelotto - INFN Padova 21 21

Todo Compare with Atlas and CMS code GEN, SIM, DIGI and RECO Effect of HT, Turbo Mode and Overbooking on Power Consumption

michele michelotto - INFN Padova Questions? Hepix Fall 09 michele michelotto - INFN Padova 23 23

michele michelotto - INFN Padova Nehalem “gainestown” 45 nm Cache L1 32+32 KB Cache L2 256KB/core Cache L3 8MB shared 80W: E5502 1.86 GHz  E5540 2.53 GHz 95W: X5550 2.66 GHz  X5570 2.93 GHz Dual Thread (from 5520 upwards) Turbo Mode Quad core (excl. 5502 and 5508) Hepix Fall 09 michele michelotto - INFN Padova 24 24

michele michelotto - INFN Padova Opteron Instanbul 45 nm Cache L1 128 KB Cache L2 512KB/core Cache L3 6MB shared Power Consumption: EE: max 40W (1.8 GHz) HE: max 55W (2.0-2.1 GHz) Standard max 75W (2.2-2.6 GHz) SE max 105W (2.8GHz) Hepix Fall 09 michele michelotto - INFN Padova 25 25