Lecture 9: Floating Point

Slides:



Advertisements
Similar presentations
Spring 2013 Advising Starts this week! CS2710 Computer Organization1.
Advertisements

Topics covered: Floating point arithmetic CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Lecture 16: Computer Arithmetic Today’s topic –Floating point numbers –IEEE 754 representations –FP arithmetic Reminder –HW 4 due Monday 1.
Lecture 15: Computer Arithmetic Today’s topic –Division 1.
CMPT 334 Computer Organization Chapter 3 Arithmetic for Computers [Adapted from Computer Organization and Design 5 th Edition, Patterson & Hennessy, ©
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3:
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3: IT Students.
Floating Point Numbers
1 Lecture 9: Floating Point Today’s topics:  Division  IEEE 754 representations  FP arithmetic Reminder: assignment 4 will be posted later today.
Chapter 3 Arithmetic for Computers. Multiplication More complicated than addition accomplished via shifting and addition More time and more area Let's.
Integer Arithmetic Floating Point Representation Floating Point Arithmetic Topics.
1 Lecture 8: Binary Multiplication & Division Today’s topics:  Addition/Subtraction  Multiplication  Division Reminder: get started early on assignment.
1 Lecture 4: Arithmetic for Computers (Part 5) CS 447 Jason Bakos.
CSE 378 Floating-point1 How to represent real numbers In decimal scientific notation –sign –fraction –base (i.e., 10) to some power Most of the time, usual.
CPSC 321 Computer Architecture ALU Design – Integer Addition, Multiplication & Division Copyright 2002 David H. Albonesi and the University of Rochester.
ECEN 248 Integer Multiplication, Number Format Adopted from Copyright 2002 David H. Albonesi and the University of Rochester.
Computer ArchitectureFall 2008 © August 27, CS 447 – Computer Architecture Lecture 4 Computer Arithmetic (2)
Computer Organization and Architecture Computer Arithmetic Chapter 9.
Computing Systems Basic arithmetic for computers.
ECE232: Hardware Organization and Design
Oct. 18, 2007SYSC 2001* - Fall SYSC2001-Ch9.ppt1 See Stallings Chapter 9 Computer Arithmetic.
Computer Arithmetic II Instructor: Mozafar Bag-Mohammadi Spring 2006 University of Ilam.
Fixed and Floating Point Numbers Lesson 3 Ioan Despi.
Lecture 9: Floating Point
Computer Arithmetic II Instructor: Mozafar Bag-Mohammadi Ilam University.
CSC 221 Computer Organization and Assembly Language
Conversion to Larger Number of Bits Ex: Immediate Field (signed 16 bit) to 32 bit Positive numbers have implied 0’s to the left. So, put 16 bit number.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 3:
Lecture notes Reading: Section 3.4, 3.5, 3.6 Multiplication
Computer Arithmetic Floating Point. We need a way to represent –numbers with fractions, e.g., –very small numbers, e.g., –very large.
CS 232: Computer Architecture II Prof. Laxmikant (Sanjay) Kale Floating point arithmetic.
Cosc 2150: Computer Organization Chapter 9, Part 3 Floating point numbers.
Chapter 9 Computer Arithmetic
William Stallings Computer Organization and Architecture 8th Edition
Floating Point Representations
Part III The Arithmetic/Logic Unit
2.4. Floating Point Numbers
Floating Point Representations
Integer Division.
Floating Point Number system corresponding to the decimal notation
CS 232: Computer Architecture II
IEEE floating point format
CS/COE0447 Computer Organization & Assembly Language
Morgan Kaufmann Publishers
CS/COE 0447 (term 2181) Jarrett Billingsley
Lecture 8: Binary Multiplication & Division
William Stallings Computer Organization and Architecture 7th Edition
Arithmetic for Computers
Lecture 10: Floating Point, Digital Design
Topic 3d Representation of Real Numbers
Lecture 8: Addition, Multiplication & Division
ECE/CS 552: Floating Point
Lecture 8: Addition, Multiplication & Division
CSCE 350 Computer Architecture
Number Representations
How to represent real numbers
Computer Arithmetic Multiplication, Floating Point
ECEG-3202 Computer Architecture and Organization
Chapter 8 Computer Arithmetic
Morgan Kaufmann Publishers Arithmetic for Computers
Topic 3d Representation of Real Numbers
Number Representations
Lecture 9: Shift, Mult, Div Fixed & Floating Point
Presentation transcript:

Lecture 9: Floating Point Today’s topics: Division IEEE 754 representations

Divide Example Divide 7ten (0000 0111two) by 2ten (0010two) Iter Step Quot Divisor Remainder Initial values 0000 0010 0000 0000 0111 1 Rem = Rem – Div Rem < 0  +Div, shift 0 into Q Shift Div right 0001 0000 1110 0111 2 Same steps as 1 0000 1000 1111 0111 3 0000 0100 4 Rem >= 0  shift 1 into Q 0001 0000 0010 0000 0011 5 Same steps as 4 0011 0000 0001

Hardware for Division Source: H&P textbook A comparison requires a subtract; the sign of the result is examined; if the result is negative, the divisor must be added back Similar to multiply, results are placed in Hi (remainder) and Lo (quotient)

Efficient Division Source: H&P textbook

Divisions involving Negatives Simplest solution: convert to positive and adjust sign later Note that multiple solutions exist for the equation: Dividend = Quotient x Divisor + Remainder +7 div +2 Quo = Rem = -7 div +2 Quo = Rem = +7 div -2 Quo = Rem = -7 div -2 Quo = Rem =

Divisions involving Negatives Simplest solution: convert to positive and adjust sign later Note that multiple solutions exist for the equation: Dividend = Quotient x Divisor + Remainder +7 div +2 Quo = +3 Rem = +1 -7 div +2 Quo = -3 Rem = -1 +7 div -2 Quo = -3 Rem = +1 -7 div -2 Quo = +3 Rem = -1 Convention: Dividend and remainder have the same sign Quotient is negative if signs disagree These rules fulfil the equation above

Floating Point Normalized scientific notation: single non-zero digit to the left of the decimal (binary) point – example: 3.5 x 109 1.010001 x 2-5two = (1 + 0 x 2-1 + 1 x 2-2 + … + 1 x 2-6) x 2-5ten A standard notation enables easy exchange of data between machines and simplifies hardware algorithms – the IEEE 754 standard defines how floating point numbers are represented

Sign and Magnitude Representation Sign Exponent Fraction 1 bit 8 bits 23 bits S E F More exponent bits  wider range of numbers (not necessarily more numbers – recall there are infinite real numbers) More fraction bits  higher precision Register value = (-1)S x F x 2E Since we are only representing normalized numbers, we are guaranteed that the number is of the form 1.xxxx.. Hence, in IEEE 754 standard, the 1 is implicit Register value = (-1)S x (1 + F) x 2E

Sign and Magnitude Representation Sign Exponent Fraction 1 bit 8 bits 23 bits S E F Largest number that can be represented: Smallest number that can be represented:

Sign and Magnitude Representation Sign Exponent Fraction 1 bit 8 bits 23 bits S E F Largest number that can be represented: 2.0 x 2128 = 2.0 x 1038 Smallest number that can be represented: 1.0 x 2-127 = 2.0 x 10-38 Overflow: when representing a number larger than the one above; Underflow: when representing a number smaller than the one above Double precision format: occupies two 32-bit registers: Largest: Smallest: Sign Exponent Fraction 1 bit 11 bits 52 bits S E F

Details The number “0” has a special code so that the implicit 1 does not get added: the code is all 0s (it may seem that this takes up the representation for 1.0, but given how the exponent is represented, we’ll soon see that that’s not the case) (see discussion of denorms (pg. 222) in the textbook) The largest exponent value (with zero fraction) represents +/- infinity The largest exponent value (with non-zero fraction) represents NaN (not a number) – for the result of 0/0 or (infinity minus infinity) Note that these choices impact the smallest and largest numbers that can be represented

Exponent Representation To simplify sort, sign was placed as the first bit For a similar reason, the representation of the exponent is also modified: in order to use integer compares, it would be preferable to have the smallest exponent as 00…0 and the largest exponent as 11…1 This is the biased notation, where a bias is subtracted from the exponent field to yield the true exponent IEEE 754 single-precision uses a bias of 127 (since the exponent must have values between -127 and 128)…double precision uses a bias of 1023 Final representation: (-1)S x (1 + Fraction) x 2(Exponent – Bias)

Examples Final representation: (-1)S x (1 + Fraction) x 2(Exponent – Bias) Represent -0.75ten in single and double-precision formats Single: (1 + 8 + 23) Double: (1 + 11 + 52) What decimal number is represented by the following single-precision number? 1 1000 0001 01000…0000

Examples Final representation: (-1)S x (1 + Fraction) x 2(Exponent – Bias) Represent -0.75ten in single and double-precision formats Single: (1 + 8 + 23) 1 0111 1110 1000…000 Double: (1 + 11 + 52) 1 0111 1111 110 1000…000 What decimal number is represented by the following single-precision number? 1 1000 0001 01000…0000 -5.0

FP Addition Consider the following decimal example (can maintain only 4 decimal digits and 2 exponent digits) 9.999 x 101 + 1.610 x 10-1 Convert to the larger exponent: 9.999 x 101 + 0.016 x 101 Add 10.015 x 101 Normalize 1.0015 x 102 Check for overflow/underflow Round 1.002 x 102 Re-normalize

FP Addition Consider the following decimal example (can maintain only 4 decimal digits and 2 exponent digits) 9.999 x 101 + 1.610 x 10-1 Convert to the larger exponent: 9.999 x 101 + 0.016 x 101 Add 10.015 x 101 Normalize 1.0015 x 102 Check for overflow/underflow Round 1.002 x 102 Re-normalize If we had more fraction bits, these errors would be minimized

Title Bullet