Update on the VFC 8th June 2016 The VFC fan club.

Slides:



Advertisements
Similar presentations
CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.
Advertisements

LHCbComputing LHCb Computing Tasks. December Status of Computing Personnel m Currently available people insufficient to cover all activities o Estimate.
Budget Prep Budget Prep Dates Budgets will be released mid-May Budgets will be due to the Budget Office on June 18 th Budget will be finalized and.
Update on SP02 design by Victor Golovtsov & Lev Uvarov Trigger Meeting at Rice August 2002.
VFC-HD Andrea, Christos, Manoel, Tom, William.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
BI day 2011 T Bogey CERN BE/BI. Overview to the TTpos system Proposed technical solution Performance of the system Lab test Beam test Planning for 2012.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.
Status of NA62 straw electronics Webs Covers Services Readout.
LIU-ABT systems: SPS B.Balhan, J.Borburgh, H.Day 20 th November 2015.
Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,
Monday December DESY1 GDCC news Franck GASTALDI.
CASA Users Survey Response and Progress Jeff Kern NRAO.
VFC-HD PROJECT STATUS AND OUTSTANDING SEPTEMBER 2015.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG.
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Pulsar Hardware Status Burkard Reisert (FNAL) March, 14 th 2003.
TDC/TEL62 update M. Sozzi NA62 TDAQ WG meeting Bruxelles – 9/9/2010.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
SPS 200 MHz RF Upgrade Eric Montesinos LIU-SPS coordination meeting 15 th August 2012.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
SLHC – PP Budget April 3rd, 2008 CERN April 2, 2008 M.C.
Children Services Committee Project 4 Update
nanoFIP 5th WorldFIP Insourcing Meeting Progress Report
Status of NA62 straw readout
Test Boards Design for LTDB
Brief Status SPS Prototype PSB Prototype Installed in LS1
Realising the SMP 1. Safe Machine Parameters Overview
Production Firmware - status Components TOTFED - status
LIU Wire Scanner Milestones June 2017
AM system Status & Racks/crates issues
Operating systems and Internet Infrastructure services
LIU – EVM status and next steps
Working plan for 2017 Acquisition and Control Electronics
Ewald Effinger, Bernd Dehning
EC Activities Status for the LIU
T1 Electronic status Conclusions Electronics Cards:
4th FRC meeting, Antti Onnela, CERN-PH-DT
Status of the BI Work Package in the LIU-PSB frame
same for both sectors 45 and 56
Dosimeters installation during the EYETS 28/03/17
PS wire scanner failures
Status of the MOPOS BI TB – 26th June 2014.
Jan Królikowski Warsaw University
Ongoing BE-BI developments going to be exposed to radiation
LIU Wire Scanner Series Costs
TPC Large Prototype Toward 7 Micromegas modules
SPS BPM system renovation
as of today 123 registered participants
Citizens’ Bond Oversight Committee December 18, 2013
Timeline and Status report
Dry Run 0 Week 13: BI test of...everything circulating beam: all fixed displays and BI applications OP directories for 2009, concentrators running Need.
Measure N Update Board Items for June 07, 2017
Progress Report on proposed GUID on Information System Security Audit
April May April May June July July June August Sept August
FEE Electronics progress
Strategic Planning Timeline Overview
Finance & Administrative Sub-Committee & Treasurer’s Report
VME64x Digital Acquisition Board
PCS Technical Board 27th February 2018, Vienna.
Standardisation/Harmonisation
Speaker’s Name, SAP Month 00, 2018
ATS Consolidation Day 22nd May 2019 Beam Instrumentation
LIU BWS Firmware status
Status of the BI Work Package in the LIU-PSB frame
Reporting under Art 17 of the Habitats Directive
Presentation transcript:

Update on the VFC 8th June 2016 The VFC fan club

Past, Present and Future Production of VFC-HPC (SRAM) Production of VFC-HD (SO-DIMM – no external memory) Production of the VFC-HD v2 (DDR3) – Under test Future production of VFC – Large contract

VFC-HPC (SRAM) Design cost: 19.9kCHF paid on 64724 Production cost: 19.7kCHF paid on 64724 Actual cost per board: 1.7kCHF/board 10 spare PCB were produced Fully equipped boards produced: 10 2 instability monitor 2 BTF 4 DC-BCT 2 to debug: bit stuck on the VME, PROM not programming the FPGA

VFC-HD v1 (SO-DIMM) Design cost: 20.8kCHF (9.1k Norcott, 11.7k bureau d’etude import) on 64940 (33.3% 2015), 64724 (33.3% 2015), 64279 (33.4% 2015) Production cost: 43kCHF on 64940 (33.3% 2015), 64724 (33.3% 2015), 64279 (33.4% 2015) Actual cost per board: 1.4kCHF/board 39 extra PCB produced Fully equipped boards produced: 16 6 FBCT 4 AWAKE 1 Motor control 1 Withe Rabbit development for B-train distribution 1 JTAG test development team from EN 1 VFC-HD test bench development 1 to debug 1 missing (?)

VFC-HD v2 DDR3 on board Design cost: 6474CHF on 64724 Production cost: 61kCHF for 45 boards on 64940 (33.3% 2015), 64724 (33.3% 2015), 64279 (33.4% 2015) Actual cost per board: 1.35kCHF 2 PCB already equipped and under test Board distribution: To be discussed on approved here ! 18 requested by FBCT and Diamond BLM to be equipped with the ordered mezzanine 20 requested by the motor control project 1 for the test bench development 12 MOPOS development – deployment in one BA 1 FW development 1 Wire scanners development 1 SPS BGI Total of 54 requests for 45 boards : need to prioritise

Status of VFC production Norcott waiting our green ligth to finalise the production of 43 boards Communication with DDR3 progressing but not finalised yet (Big Thanks to Jiri !) No new revision foreseen Discussion with FP started in April – Production of 1000 boards MS documents to be finalised in June MS launched in July IT in end of August Finance committee in March 2017 Production in batches of 20 boards pre-series for qualification at CERN and then batches of 250 boards every 2 months Production should be completed by mid 2018 at latest Test bench in preparation – first bench already under qualification

Conclusion 3 versions of the VFC-high Pin count produced SRAM (10/10), HD v1(16/39), HD v2(2/43) Need to prioritize projects while waiting for the larger production An option – mounting possibly extra PCBs: 10 SRAM & 39 HD v1 Production cost not attributed to projects properly yet – would do TID Larger production (1000 boards) foreseen to happen in 2017-18

Discussion VFC-HPC – SRAM VFC-HD – v2 VFC-HD – ‘no memory’ 2 LHC instability monitor 2 LHC BTF 4 LHC DC-BCT 10 spares PCB VFC-HD – v2 18 requested by FBCT and Diamond BLM to be equipped with the ordered mezzanine 20 requested by the motor control project 1 for the test bench development 12 MOPOS development – deployment in one BA 1 FW development 1 Wire scanners development 1 SPS BGI Total of 54 requests for 45 boards : need to prioritise VFC-HD – ‘no memory’ 6 LHC FBCT 4 AWAKE BPM 1 Motor control 1 Withe Rabbit development for B-train distribution 1 JTAG test development team from EN 1 VFC-HD test bench development 39 spares PCB