Poushali Pal AMIEEE, M. Tech in Information Technologies

Slides:



Advertisements
Similar presentations
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Advertisements

Rexroth IndraDrive Integrated Safety Technology
PLC OPERATION & PROGRAMMING Dr. ONUR TOKER. What is a PLC ? PLC is a computer system controlling a process. inputs - the keyboard is analogous to a proximity.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Testing an individual module
Embedded Systems Hardware: Storage Elements; Finite State Machines; Sequential Logic.
SMR/SMCR CIRCUIT This relay is energized when the SM’s panel key is `IN’ and turned to Normal. The Energisation of SMCR/SMR relay provides authorized.
Signal Control Circuit
Testing safety-critical software systems
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
Design for Testability
CPN'09, Aarhus, Denmark, October 19-21, 2009 Verification of Railway Interlocking Tables using Coloured Petri Nets * Somsak Vanit-Anunchai
CS-334: Computer Architecture
Secure Embedded Processing through Hardware-assisted Run-time Monitoring Zubin Kumar.
Digital Computer Design Fundamental
INTRODUCTION 1 What word comes to your mind to describe “ The attempt by two objects to occupy the same space at the same moment in time”
WHAT IS SYSTEM SAFETY? The field of safety analysis in which systems are evaluated using a number of different techniques to improve safety. There are.
Memory Layout and SLC500 System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
©2008 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is protected under all copyright laws as they currently exist.
FORMAL VERIFICATION OF ADVANCED SYNTHESIS OPTIMIZATIONS Anant Kumar Jain Pradish Mathews Mike Mahar.
Sem1 - Module 8 Ethernet Switching. Shared media environments Shared media environment: –Occurs when multiple hosts have access to the same medium. –For.
Safety-Critical Systems 7 Summary T V - Lifecycle model System Acceptance System Integration & Test Module Integration & Test Requirements Analysis.
Centralised Traffic Control Working On Dhamra line of ECoR
Over View of CENELC Standards for Signalling Applications
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
Sequencers SQO,SQC,SQL.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Gunjeet Kaur Dronacharya Group of Institutions. Outline I Random-Access Memory Memory Decoding Error Detection and Correction Read-Only Memory Programmable.
Chapter 5.
ON “SOFTWARE ENGINEERING” SUBJECT TOPIC “RISK ANALYSIS AND MANAGEMENT” MASTER OF COMPUTER APPLICATION (5th Semester) Presented by: ANOOP GANGWAR SRMSCET,
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
Model-based design inspection based on traceability information models and design slicing Shiva Nejati April 15, 2015.
Medical Device Software Development
Sequential Logic Design
Testing dan Implementasi Sistem materi 4
Guide for the application of CSM design targets (CSM DT)
Basic Computer Organization and Design
Overview Parallel Processing Pipelining
LATCHED, FLIP-FLOPS,AND TIMERS
Dynamic connection system
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
Memory Units Memories store data in units from one to eight bits. The most common unit is the byte, which by definition is 8 bits. Computer memories are.
RAILWAY TRACK SNAP NOTIFICATION
Chapter 3 Top Level View of Computer Function and Interconnection
Quality Risk Management
VLSI Testing Lecture 14: Built-In Self-Test
ECE 434 Advanced Digital System L03
Chapter 11 Sequential Circuits.
DIGITAL ELECTRONICS ТHEME 4: SEQUENTIAL LOGIC CIRCUITS. FLIP- FLOPS – ASYNCHRONOUS AND SYNCHRONOUS, R - S, D, T, J - K FLIP- FLOPS. The value of the outputs.
William Stallings Data and Computer Communications
Sequential Circuits: Latches
Interfacing Memory Interfacing.
Sequential Circuits: Latches
Multiprocessor Introduction and Characteristics of Multiprocessor
Sequential circuits and Digital System Reliability
Designed-in Logic to Ensure Safety of Integration and Field Engineering of Large Scale CBTC Systems Author: Fenggang Shi.
ECEG-3202 Computer Architecture and Organization
PLC Hardware Components.
Five Key Computer Components
Sequential Circuits: Latches
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
Knowing When to Stop: An Examination of Methods to Minimize the False Negative Risk of Automated Abort Triggers RAM XI Training Summit October 2018 Patrick.
Sequential Logic.
Computer System Overview
*Supported by National Research Council of Thailand
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
PSS0 Configuration Management,
William Stallings Computer Organization and Architecture 7th Edition
William Stallings Computer Organization and Architecture
Presentation transcript:

Importance of Software Testing in Safety of Railway Interlocking Systems Poushali Pal AMIEEE, M. Tech in Information Technologies Test Automation Lead at Wipro Technologies

Introduction The Railway Signaling apparatus must be arranged in a pre-calculated and defined manner to prevent conflicting paths for Train movements through a Junction. Movement authority can be given depending on conditions of field elements e.g. track circuit or Axle counter, points, signal lamp indications, level crossing gates and siding. This arrangement is called Interlocking – where a green signal cannot be given to a Train unless the consequent route is proven safe. Multiple Safety guidelines are to be followed when generating Selection Tables for decision making.

Points, Track-circuits, Level-crossing Gates, Crank handles, Control Keys for Siding, Route Indicator signals and Station Master’s Panel – must work in tandem to create a Safe route for the Train to pass. The interlocking safety logic is realized by control tables – a set of rules to be followed. Below, is a State-Transition Diagram:

Selection Table - Example Double Line Yard with loop lines

Selection Table for Double Line Yard with loop lines

Software Modules in Railway Interlocking Route Controller Module Signal clearance module Input Data Read Module Output Data Read Module Point Read Module Panel Read and Indication Module Vital Power Killing Module Diagnostic Module Self-Diagnostic Module Watchdog timer. POST – Power on Self-Test

Algorithm for Computer-Based Interlocking Check for Authorization of Panel Operation by scanning for SM Key inserted Check for Signal Request, scanning Signal Buttons inputs Check for Route Request by scanning Route Button inputs Check positions of Points in Route and Overlap. Lock Points in desired position Check for any Route Cancellation Request, scanning Cancellation Button input Check for Conflicting Route preselected, if any Check Track Sections for Free in Route and Overlap Check for Released Route after Last Train  Check for Crank Handle inserted and Locked Check for Level Crossing Gate Locked in Route and Overlap Check for Siding Normal Check for glowing of Aspect of Signal Ahead Set Route and then Hold Route Check for non-glowing of Conflicting Rote Indicator Lamps Clear Signal for desired Route Release Route sequentially, after Train passes the Signal.

Safety-Specific Checks on Data Cyclic Redundancy Check (CRC): Uses Polynomial division. Simplest form: Parity Check. Bit Matching: Port A takes normal input. Port B takes reversed and complemented input. Output at B is reversed and complemented again and then compared to that of A. See-Saw Mode: Two processors read same input and process alternately. Undesirable / erroneous data can only affect either. Feedback Mode: All outputs fed back to inputs for a double check.

Diagnostic Module Self-Check and Redundant Processor Check. Redundant Processor Check compares the Outputs of the Redundant Processor Data with Self Outputs. Self-check performs following checks: RAM Check ROM Check I/O Check Data Loop and Address Bus Check Self and Inter-Processor Communication Module Self-Diagnostic Module Watchdog timer Alarm Display Module Shutdown Management Module

Hazard Analysis The following activities are to be performed during hazard analysis: Define the System Identify Hazards – perform functional analysis Classify and Assess Hazards – develop preliminary list of possible Hazards Establish Hazard Control Baselines by identifying existing ones. Identify Contributory Hazards, Initiators and their potential outcomes or effects Perform Hazard ranking according to Risk and Severity. Develop recommendations to resolve Hazards Perform Hazard Tracking follow-up till Closure.

Software FMEA Procedure FMECA for Railway Interlocking Software

FTA for Railway Interlocking Software Fault Tree Analysis FTA for Railway Interlocking Software

Safety Standards to be followed CENELEC EN-50128 Safety Integrity Levels (SIL) As per CENELEC standard 50128 for (SIL 4) equipment, formal proof, probabilistic testing, static analysis, dynamic analysis and testing traceability matrix are highly recommended.

Software Testing Methodologies to use Unit Testing Software Module Integration Testing System Software Integration Testing Hardware-Software Integration Testing Software Tests – Goals and Objectives Compliance with Functional Requirements. Repeatability, validated with balanced space-time complexity. Ability to perform Static and Dynamic Analyses and Cause- Effect Diagrams. Software Quality Assurance – against systematic faults. Enable Defect Tracking and Management.

Diagnostic Module Tests RAM Test: Testing during Power on Self-Test would be to write Data to each Memory Location and read them back. Mismatch is reported. ROM Test: ROM is divided into many 2K Locations, for each of which, CRC is calculated and compared with the pre-computed CRC. Mismatch is reported. CARD Presence Test: Checks for the Presence or Absence of the Cards in the Motherboard Slots using binary notation (0 or 1).

Conclusion A hybrid testing approach consisting of combination of the aforementioned testing methodologies coupled with the benefits of Automation and compliance with Safety Standards like CENELEC EN- 50128 and SIL could create a baseline for an Automated Testing Framework for Computer Based Railway Interlocking which would ensure Safe, Tested and Standardized system that has minimal risk and hazards.

Thank you!