COEN 421- Embedded System and Software Design

Slides:



Advertisements
Similar presentations
Real-time Systems Lab, Computer Science and Engineering, ASU Please Standby Galileo Tech Talk at ASU Will Begin Shortly.
Advertisements

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
Sensor Network Platforms and Tools
Reliable SW/HW Co-Design for Wireless Communication System Integrating the Spin Model Checker and Celoxica's DK Suite Stefanos Skoulaxinos School of EPS.
Model for Supporting High Integrity and Fault Tolerance Brian Dobbing, Aonix Europe Ltd Chief Technical Consultant.
International Workshop on Satellite Based Traffic Measurement Berlin, Germany September 9th and 10th 2002 TECHNISCHE UNIVERSITÄT DRESDEN Onboard Computer.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Yoni Tzur Roni Ruach.
VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Embedded and Real Time Systems Lecture #4 David Andrews
2. Introduction to Redundancy Techniques Redundancy Implies the use of hardware, software, information, or time beyond what is needed for normal system.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
1 System Prototyping and Hardware Software Design Trong-Yen Lee
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
Workload distribution in satellites Performed by : Maslovsky Eugene Grossman Vadim Instructor:Rivkin Inna Spring 2004 המעבדה למערכות ספרתיות מהירות High.
SOFTWARE ENGINEERING for REAL-TIME SYSTEMS (© J.E.Cooling 2003) Introduction to real-time systems - slide 1 Software engineering for real-time systems.
Controllers-system for APS – CubeSat nano-satellite Instructor: Daniel Alkalay Students: Moshe Emmer & Meir Harar Technion – Israel Institute of Technology.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Wireless Data Acquisition for SAE Car Project by: J.P. Haberkorn & Jon Trainor Advised by: Mr. Steven Gutschlag.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Mid-Term Presentation Performed by: Roni.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
Embedded Microcomputer Systems Andrew Karpenko 1 Prepared for Technical Presentation February 25 th, 2011.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
© 2004 Xilinx, Inc. All Rights Reserved EDK Overview.
1. Introduction 1.1 Background 1.2 Real-time applications 1.3 Misconceptions 1.4 Issues in real-time computing 1.5 Structure of a real-time system.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Hybrid Prototyping of MPSoCs Samar Abdi Electrical and Computer Engineering Concordia University Montreal, Canada
Interactive CARA Simulation Prof. Insup Lee. Hierarchical EFSM Specification for CARA.
Hardware-software Interface Xiaofeng Fan
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –Rocket IO –Power PC –Port the current.
© 2004 Xilinx, Inc. All Rights Reserved Embedded Processor Design.
Wang-110 D/MAPLD SEU Mitigation Techniques for Xilinx Virtex-II Pro FPGA Mandy M. Wang JPL R&TD Mobility Avionics.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
RELIABILITY ENGINEERING 28 March 2013 William W. McMillan.
Tolerating Communication and Processor Failures in Distributed Real-Time Systems Hamoudi Kalla, Alain Girault and Yves Sorel Grenoble, November 13, 2003.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –RocketIO –PowerPC –Port the current MROD-In.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM M. Rebaudengo, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
Experimental Software Engineering Course for Training Practitioners in Embedded Real-Time Systems Real-Time Systems LAB, School of Electronic Engineering,
Embedded system training course presented by thirumal.k Dasarath reddy building,2 nd flower,near kaveri high school,hosur main road,singachandra,bangalore-68.
COMPSCI 110 Operating Systems
Deterministic Communication with SpaceWire
REAL-TIME OPERATING SYSTEMS
Lab 1: Using NIOS II processor for code execution on FPGA
Laxmisha Rai and Soon Ju Kang
Serial Communication Protocols And Embedded IoT
Topics Covered What is Real Time Operating System (RTOS)
The JAviator Quadrotor An Aerial Software Testbed
מעבדה במערכות משובצות ד"ר מרינה ליפשטיין דוא"ל:
Real-time Software Design
CS 286 Computer Organization and Architecture
Introduction to Microprocessors and Microcontrollers
ROBOTICS.
Serial Data Hub (Proj Dec13-13).
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
Shanna-Shaye Forbes Ben Lickly Man-Kit Leung
CSCI1600: Embedded and Real Time Software
CS 501: Software Engineering Fall 1999
Embedded System Development Lecture 1 1/10/2007
Mark McKelvin EE249 Embedded System Design December 03, 2002
Co-designed Virtual Machines for Reliable Computer Systems
Fault Tolerance Techniques of The Boeing 777
Presentation transcript:

COEN 421- Embedded System and Software Design Lab Proposal Nov. 26, 2009 Samar Abdi Electrical and Computer Engineering Concordia University, Montreal http://www.ece.concordia.ca/~samar

Experimental Setup I/O Board Soft PPC D/A A/D SRAM/Flash BRAM sensor I/O Board JTAG actuator Xilinx Board Development on EDK Quanser 3-DOF Helicopter Soft PPC OPB D/A A/D SRAM/Flash FPGA BRAM

Design Challenge and Learning Goals Autopilot implementation on an embedded platform Control application code is given Flight path is given as a set of 3-D co-ordinates Read position, pitch, yaw and roll from sensor Processing to determine next pitch, yaw, and roll for desired position Send actuation data to L/R motors What will the students learn? Multi-threaded programming of embedded processor using RTOS I/O with peripherals such as buffers, A/D and D/A converters Execution time measurement for embedded processing Building in safety using watch-dog timers and exception handling Fault-tolerance using redundant processors How to design a complete real-time embedded system for a safety-critical avionic application

Tentative Lab Assignments Lab 1: Multi-tasking Create independent tasks for data processing, data display, I/O management (using files with simulated data) Synchronization and communication between tasks using mutexes and Lab 2: I/O design Create high-level drivers for A/D and D/A converters Use BRAMs as high-speed memory for buffering data Lab 3: Real-time measurement Execution time measurement of tasks Response time measurement of target Lab 4: Error detection and recovery Creating watchdog timers Throwing exceptions for data error or timing error and exception handling Lab 5: Fault tolerance Replicating system with redundant soft processor on FPGA Measuring response to hardware faults