Basic Analog DFM Basic Digital DFM

Slides:



Advertisements
Similar presentations
Dorian’s TS1 Systemes Electroniques students CONCEPTION OF A DIGITAL TO ANALOG CONVERSION BOARD Objective : To conceive a Digital to Analog conversion.
Advertisements

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
Worst Case Analysis Using Analog Workbench by Andrew G. Bell ITT Industries.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Effective Bits. An ideal model of a digital waveform recorder OffsetGain Sampling Timebase oscillator Fs ADC Waveform Memory Address counter Compute Engine.
Introduction to Op Amps
Logic Families Introduction.
Chapter 11 Logic Gate Circuitry.
Network Analyzers From Small Signal To Large Signal Measurements
EE 211 Lecture 6 Feb. 24, Topics Mid term exam Prelab policy Pspice Analysis Frequency Response.
I/O STANDARDS & DESIGN Muthukumar Nagarajan 02/29/08.
Chapter 1 Introduction to Electronics
Introduction to MicroElectronics
1 Signal and Timing Parameters II Source Synchronous Timing – Class 3 a.k.a. Co-transmitted Clock Timing a.k.a. Clock Forwarding. Assignment for next class:
Continuous Time Domain Filters
Topic 1 Topic 1 Objectives Topic 2 Topic 2 Topic 3 Topic 3 Topic 4 Topic 4Menu.
1 Digital processing applications for DE2 card High Speed Digital Systems Lab Winter 2008/09  Instructor: Mony Orbach  Students : Avner Reisz, Natty.
Op amp 2 Active Filters.
EKT 314/4 WEEK 5 : CHAPTER 3 SIGNAL CONDITIONING ELECTRONIC INSTRUMENTATION.
Open Book, Open Note, Bring a Calculator
The UPS Team 5.
Circuit Types and Analysis
User Manual Product Specifications
Efficient Engineering teams fully specify before they design !!
TEAM 2 Remote Control Car.
PUSAT PENGAJIAN KEJURUTERAAN KOMPUTER & PERHUBUNGAN
Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.
Present P1 in Lab - Next Week 10 Minutes/Team
Chapter 1 Introduction to Electronics
Diode Transistor Logic – DTL
Chapter 06 Logic Gate Circuitry.
Requirements – Essential To Robust Product Design
Safety Standards & Block-Block Interface Definitions
Presentation 3 – Team 6 Brian Gallert Detailed Block Design
CPU1 Block Specifications
Quiz: Driving a SAR ADC with a Fully Differential Amplifier TIPL 4103 TI Precision Labs – ADCs Created by Art Kay.
Chapter4. Sampling of Continuous-Time Signals
Open Book, Open Note, Bring a Calculator
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
TEAM 2 Remote Control Car.
Capstone Design Project
EE595 Capstone Design Team #1 Kahnec De La Torre – Lead Report Manager
Project Block Diagram Transmitter Receiver × 2 Input Device Protection
Open Book, Open Note 3-4 Multipart Questions
Flip-FLops and Latches
Presentation P2 System Design Preliminary Detailed Design
Yuchen Chai, Pradeep Shenoy, Philip T. Krein
ac Load Line Analysis Maximum Symmetrical Swing
Power Block Implementation
Flip-FLops and Latches
Flip-FLops and Latches
Comparator What is a Comparator?
CPEG 505 Advanced Logic Design.
Lecture 14 Digital Filtering of Analog Signals
TEXTBOOK Please be informed that the Electronics textbook will be available from next week at OSCENT, an engineering textbook selling booth arranged by.
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
Flip-FLops and Latches
Intro to Digital Control Test # 2 - Agenda
دکتر سعید شیری & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
Flip-FLops and Latches
MicroLogix Packaged Controllers
תכן לוגי ומבוא למחשבים מטרות הקורס: לימוד תכן מתקדם של מערכות ספרתיות
Comparator What is a Comparator?
Chapter – 2 Logic Families.
Electrical Characteristics Practice Problems 1
74LS245: 3-State Octal Bus Transceiver
Chris Farrar Hex Inverter – 7404, 74LS04, and 7405
Flip-FLops and Latches
Noise Margin Definition
Advanced Computer Architecture Lecture 7
Presentation transcript:

Basic Analog DFM Basic Digital DFM Objectives Additions to Analog and Digital Design for Mass-Production An extension of Lab 5 Passive Component Specification including Tolerance, Power Analog DFM: Freq Domain Effects, R-L-C Tol, Filters, Osc Digital DFM: Timing Analysis, Deliverables (From the viewpoint of your blocks) For Each Design Block: Interface Signal Table (should be part of your requirements) For Each Design Block: Internal Signal Table Analog Worst Case Analysis (as applicable) Digital DC Drive Analysis (as applicable) For “Inter-block” signals, review with all block owners for agreement Create Summary PPT Slide Summary, MSWord Report

Filter, Osc, Xfer Function Table Applicable Worst Case Analysis Plan Sig Name In Out Applicable Worst Case Analysis Plan Other F(s) Av Mag Phase Wc/Wo Min Max R1 Tol R2 R3 C1 C2 F1(s) F2(s) Fn(s)

Internal (within block) Signal Table Sig Name A/D Applicable Worst Case Analysis Plan Other DC Offset DC Gain Gain vs Freq Phase vs Freq Gain vs Load BW vs SL Dig Input Output Drive Timing Sig 1 Sig 2 Sig N A/D = Analog or Digital (All 2 level signals are by definition Digital) Place an X in the Applicable Analysis Boxes

Internal (within block) Signal Table Sig Name A/D Applicable Worst Case Analysis Plan Other DC Offset DC Gain Gain vs Freq Phase vs Freq Gain vs Load BW vs SL Dig Input Output Drive Timing Sig 1 Sig 2 Sig N A/D = Analog or Digital (All 2 level signals are by definition Digital) Place an X in the Applicable Analysis Boxes

DC Drive Analysis Table DC Drive Device Parameters Output Type Input Type DC Drive Device Parameters Sig Name Vil max Vih min Iil (-) Max Iih Vol Voh Iol Ioh (-) Min Vhyst Checked Device 1 Std Device 2 OC Device 3 TS Device 4 Device 5 ST Device N Vxx in Volts, Ixx in mA Source Currents Listed as Negative Std = Standard, OC = Open Collector/Drain, TS = Tristate, ST – Schmitt Trigger

Timing Analysis Table Signal Timing Parameters Signal 1 Std Signal 2 Output Type Input Type Timing Parameters Other Tsu Setup Th Thold Marg Fmax F Tpulse Min Checked Signal 1 Std Signal 2 OC Signal 3 TS … ST Signal N Std = Standard, OC = Open Collector/Drain, TS = Tristate, ST – Schmitt Trigger