CLOCK measurements.

Slides:

Advertisements

Similar presentations

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Advertisements

Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.

Effects of Duty Cycle Variation of ‘BX’ at PP end of 100m cable March 1, 2005 Mitch Newcomer.

Introduction What is an oscilloscope?.

Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer

1PPS Timing and Reference Distribution Subsystem Wes Grammer NRAO March 15-17, 2012EOVSA Preliminary Design Review1.

DPF 2013 R. Kass 1 P. Buchholz, M. Ziolkowski Universität Siegen OUTLINE Lessons learned… IBL/nSQP opto-board overview assembly experience radiation hardness.

R. KassIEEE04/Rome 1 Radiation-Hard ASICs for Optical Data Transmission in the ATLAS Pixel Detector Richard Kass The Ohio State University K.E. Arms, K.K.

Current ILC work at Fermilab Electrical Engineering Dept.

DOIM Parallel Optical Link s: TX/RX S. Hou, R.S. Lu 19-Dec-2003, Lake Geneva.

1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.

NA62 GigaTracKer Working Group meeting Integration and GTK-carrier PCB design April 9, 2013 Michel Morel.

Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.

Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.

Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Konstantin Stefanov, Rutherford Appleton Laboratoryp. 1 1 mm Level 1 metal Polyimide Φ2Φ2 Φ2Φ2 Φ1Φ1 Φ1Φ1 To wire bonds Baseline Design Single level metal.

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.

1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.

OUT IN LS Gnd +5 Figure 1: (a) Logic Level Measurement (Measure voltage at OUT node). (b) Power Supply Wiring.

HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.

BPM stripline acquisition in CLEX Sébastien Vilalte.

Report on dummy detector Equipped with Heater & sensors NA62 GigaTracker Working Group Meeting May 24 th 2011.

VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.

1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.

Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.

NA62 GigaTracKer Working Group meeting December 13, 2011 Matthew Noy & Michel Morel Status of test for GTK carrier and components.

The reading is 7.38 mm. The reading is 7.72 mm.

Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.

GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.

Radiation hardness of the 1550 nm edge emitting laser for the optical links of the CDF silicon tracker S. Hou 15-Jun-2004.

Digital Signal Model Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.

ECE Group 2 – Presentation 8

Test Boards Design for LTDB

“FPGA shore station demonstrator for KM3NeT”

vXS fPGA-based Time to Digital Converter (vfTDC)

Defining serial links for SuperB

Data transmission characterization with underwater copper link

Electronics for FTOF prototype: status of the 16-ch WaveCatcher board D.Breton & J.Maalmi (LAL Orsay) …

PCIe control interface for user logic.

TTC UPGRADE FOLLOW-UP Sophie Baron, Angel Monera Martinez LECC 2006

Introduction What is an oscilloscope?.

TTC system for FP420 reference timing?

ECAL OD Electronic Workshop 7-8/04/2005

AM3352 pixel clock question

Latches and Flip-flops

FIGURE 9-1 (a) On an analog scope, the voltage measured at the throttle position signal wire is displayed on a horizontal line at about 0.5 volt. (b) As.

8254 Timer and Counter (8254 IC).

2nd ASIC Test Board L. Ruckman and G. Varner

Enhancing and Implementing an Improved Gigabit Ethernet Card

Pulse-Width Modulation (PWM)

: XIO3130 We need to make the main board as small as possible,

Fig. 3-1: Optical fiber attenuation

PCB-1 HEADER / CONNECTOR

EDLC(Embedded system Development Life Cycle ).

RF Pulse Shaping.

Device test stations Multi-probe electrical DC injection and optical input/output Near-field measurement Analogue characteristics 1) 50GHz Network analyzer,

Positron timing scan for 4 ns bunch spacing using BSM23E

Observed CE/RE Failures in the Display Product CE(Conducted Emission )

Компания Reichle & De-Massari (R&M)

Digitally subtracted pulse between

Programmable Interval Timer

FIGURE 9-1a On an analog scope, the voltage measured at the throttle position signal wire is displayed on a horizontal line at about 0.5 volt.

Performance Specifications - High Frequency

CBETA bunch pattern and BPM trigger generator Version 2

Drive Module System Solution

LS00 3 IN OUT Gnd Figure 1: (a) Logic Level Measurement (Measure voltage at OUT node). (b) Power Supply Wiring.

Presentation transcript:

CLOCK measurements

Clock measurements on OCP and Finisar 300mm of microstrip lines, 6mm of bonding wires and SMA connectors 300m MM fiber Finisar selected Lecroy SDA13000 Scope GTK test board 300m SM fiber OCP selected Stanford CLK generator

Clock measurements on OCP and Finisar 300mm of microstrip, 6mm of bonding wires and SMA connectors OCP (SM fiber) Finisar (MM fiber) Mhz duty cycle Rise Fall 10 29.9 1300 534 50 462 460 20 42 810 440 422 430 26.7 49.2 415 400 408 421 250 48.8 414 428 49.9 359 361 320 48.9 416 357 425 438 49.8 353 480 418 433 350

Clock measurements on OCP and Finisar optical components 300mm of microstrip, 6mm bonding wires and differential probe 300m MM fiber Finisar selected Lecroy SDA13000 Scope GTK test board 300m SM fiber OCP selected Stanford CLK generator

Tj: Total jitter Rj:Random Dj:Deterministic Pj:Periodic DCD:Duty cycle distorsion

Clock measurements on Finisar optical components 300mm of microstrip, 6mm bonding wires and differential probe

Pulses measurements on OCP and Finisar optical components 300mm of microstrip, 6mm bonding wires and differential probe 300m MM fiber Finisar selected Lecroy SDA13000 Scope GTK test board 300m SM fiber OCP selected HP pulse generator