From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :

Slides:



Advertisements
Similar presentations
GSI Event-driven TDC with 4 Channels GET4
Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
LHCb front-end electronics and its interface to the DAQ.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
Christophe Beigbeder - SuperB meeting - SLAC Oct PID electronics summary electronics (on behalf of PID electronics group)
PicoTDC architecture & Readout Jorgen Christiansen, PH-ESE 1.
1 D. BRETON 1, L.LETERRIER 2, V.TOCUT 1, Ph. VALLERAND 2 (1) LAL ORSAY - France (2) LPC CAEN - France Super Nemo Absolute Time Stamper A high resolution.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
November 16th 2011 Christophe Beigbeder 1 ETD meeting PID Integration.
End OF Column Circuits – Design Review
DAQ ACQUISITION FOR THE dE/dX DETECTOR
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
ETD meeting Architecture and costing On behalf of PID group
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Pid session TDC-based electronics for the CRT
vXS fPGA-based Time to Digital Converter (vfTDC)
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
LHC1 & COOP September 1995 Report
PID meeting SNATS to SCATS New front end design
Christophe Beigbeder PID meeting
ETD meeting First estimation of the number of links
Modelisation of SuperB Front-End Electronics
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
PID meeting SCATS Status on front end design
Christophe Beigbeder PID meeting
DCH FEE 28 chs DCH prototype FEE &
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Modelisation of control of SuperB Common Front-End Electronics
Hellenic Open University
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Christophe Beigbeder PID meeting
Christophe Beigbeder/ PID meeting
Christophe Beigbeder/ ETD PID meeting
EUDET – LPC- Clermont VFE Electronics
VELO readout On detector electronics Off detector electronics to DAQ
Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.
Status of n-XYTER read-out chain at GSI
Dominique Breton, Jihane Maalmi
SVT detector electronics
TPC electronics Atsushi Taketani
PID electronics for FDIRC (Focusing Detector of Internally Reflected Cherenkov light) and FTOF (Forward Time of Flight) Christophe Beigbeder and Dominique.
Chis status report.
On behalf of MDC electronics group
Signal processing for High Granularity Calorimeter
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
PID meeting Mechanical implementation Electronics architecture
Global chip connections
Presented by T. Suomijärvi
ETD parallel session March 18th 2010
Ongoing R&D in Orsay/Saclay on ps time measurement: status of the USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton & J.Maalmi (LAL Orsay), E.Delagnes.
Electronics for the PID
Readout electronics system for Laser TPC prototype
Orsay Talks Christophe : General questions and future developments.
Front-end Digitization for fast Imagers.
Phase Frequency Detector &
Presentation transcript:

From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 : LPC Caen, France (IN2P3 – CNRS) 3 : GANIL Caen, France (IN2P3 – CNRS) Journees VLSI Juin 2010

An electronics chain for SuperB FDIRC SuperB FDIRC (Frascati) BABAR DIRC (SLAC) Journees VLSI Juin 2010

Electronics requirements for PID barrel ~ 18000 Channels. Time resolution: ~100 ps for the electronics. Charge measurement option for all the channels. => both for physics and for timing correction (time walk) Count rate per channel : in worst case up to ~ 1 MHz. 150 KHz trigger rate. 6 us trigger latency. Min double pulse resolution : 50ns. Journees VLSI Juin 2010

SNATS: Evolution & Perspectives Not adapted for SuperB: - Dynamic Range: 53 bits -> Time coverage: 20 days - Max hit rate : 150 kHz per chip Need to reduce dead time due to : - readout protocol between ASIC and PGA -> 50 ns per 16 bit word - Interface between frontend and Readout to be redesigned INL, DNL, resolution … : same requirements Journees VLSI Juin 2010

SNATS: Evolution & Perspectives 2 possible options (among many others …) Keeping almost the same design and just adding a FIFO at the output. it increases the input channel rate in burst mode but keeps the average readout rate like the previous version. The FIFO size is costly. Keeping the Gray counter inside the ASIC with an output bus width set by user in order to reduce the amount of data to be transferred. The Gray counter is duplicated inside the associated PGA. The serial output is synchronous with the clock to ensure the matching between the 2 counters. 16 differential output channels @ 80 MHz (160MHz?). Max performance : MHz/channel in burst mode but limited by the size of the FIFO. Max performance 5 DLL bits + 4 Gray bits + start bit = 10b @ 80 MHz -> 8MHz input rate ! Linked to performance of the readout acquisition Journees VLSI Juin 2010

SCATS is somewhere in between … Instantaneous Dead time ~25ns Readout dead time Output Max speed~40 MHz Push the data Journees VLSI Juin 2010

New design of the Readout part Programmable number of bits for the coarse time counter Decreases the time transfer to the register Gray –> Binary encoder in case of truncation The 16 channels are consecutively output thanks to a global state machine (GSM) @ 80 MHz. - No handshake -> data pushed architecture with data ready flag - Sequential output -> min/max predictable latency The 16 bit event data word can contain between 1 and 4 words. Counter [10:0] 5-bit DLL Counter [26:11] Counter[42:27] Counter[47:43] Error Bits Journees VLSI Juin 2010

New design of the Readout part (2) Derandomizer FIFOs: store up to 16/32 events (4*16-bit data word). If the hit rate goes higher, in order not to overcome the output bandwidth, the required dead time and the event size have to get reduced. This is done by reducing the number of words per event stored in the FIFO. Global reset : synchronization over the whole system : absolute time – Multi chips … Channels & states machines Resets . Channel disable : to kill noisy channels Fifo Full flag: associated with the channel readout FIFO read/write pointers monitoring flag SEU mitigated. Based on the LHCb calorimeter front end electronics. Journees VLSI Juin 2010

Expected Performances Bin size (LSB) ~ 200 ps Clock frequency 160 MHz Single pulse mode Resolution ~ 70 ps RMS DNL ( / max) ~  0.1 LSB INL ( / max) ~  1 LSB Crosstalk <  0.2 bin Dead time : ~ 25 ns Number of data words per event 4 2 1 Readout frequency per channel (All channels fired) 1,25 MHz 2,5 MHz 5 MHz Max readout frequency per channel (only one channel fired) 20 MHz 40 MHz 40 MHz Techno : AMS 0.35u Milestones : Submission end 2010 Journees VLSI Juin 2010