Day 20: October 24, 2012 Driving Large Capacitive Loads

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: October 27, 2014 Distributed RC Wire.
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Switch Logic EE141.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 31: November 22, 2010 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Day 12: October 4, 2010 Layout and Area
Day 3: September 10, 2012 Gates from Transistors
Day 21: October 26, 2012 Distributed RC Delay
Day 9: September 27, 2010 MOS Transistor Basics
Day 18: October 17, 2012 Energy and Power Optimization
Day 22: October 31, 2012 Pass Transistor Logic
Day 15: October 10, 2012 Inverter Performance
Day 18: October 21, 2011 Energy and Power Optimization
Day 29: November 18, 2011 Dynamic Logic
EE141 Chapter 5 The Inverter April 10, 2003.
Day 15: October 14, 2011 Inverter Performance
Day 16: September 15, 2010 Energy and Power
Day 33: November 19, 2014 Crosstalk
Day 22: October 23, 2013 Pass Transistor Logic
Day 37: December 1, 2014 Transmission Lines Modeling and Termination
Day 22: October 31, 2011 Pass Transistor Logic
Day 9: September 18, 2013 MOS Model
Day 37: December 2, 2013 Transmission Lines Modeling and Termination
Day 20: October 17, 2014 Ratioed Logic
Day 23: November 3, 2010 Driving Large Capacitive Loads
Day 19: October 24, 2011 Ratioed Logic
Day 16: October 7, 2013 Inverter Performance
ESE534: Computer Organization
ESE534: Computer Organization
Day 17: October 18, 2010 (Energy) Ratioed Logic
Day 10: September 26, 2012 MOS Transistor Basics
Day 31: November 23, 2011 Crosstalk
Day 26: November 1, 2013 Synchronous Circuits
Day 23: November 2, 2012 Pass Transistor Logic: part 2
Day 39: December 5, 2014 Repeaters in Wiring
Day 17: October 15, 2012 Energy and Power Basics
Day 21: October 21, 2013 Design Space Exploration
Day 27: November 6, 2013 Dynamic Logic
Day 17: October 8, 2014 Performance: Gates
Day 31: November 26, 2012 Inductive Noise
Day 30: November 13, 2013 Memory Core: Part 2
Day 24: October 28, 2013 Distributed RC Wire and Elmore Delay
Day 25: November 7, 2011 Registers
Day 20: October 18, 2013 Ratioed Logic
Day 2: September 10, 2010 Transistor Introduction
Day 3: September 4, 2013 Gates from Transistors
Day 14: October 8, 2010 Performance
Day 18: October 20, 2010 Ratioed Logic Pass Transistor Logic
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 34: December 1, 2010 Transmission Lines
ESE535: Electronic Design Automation
Day 16: October 12, 2012 Performance: Gates
Day 29: November 10, 2014 Memory Core: Part 1
Day 16: October 17, 2011 Performance: Gates
Day 26: November 10, 2010 Memory Periphery
Presentation transcript:

Day 20: October 24, 2012 Driving Large Capacitive Loads ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 24, 2012 Driving Large Capacitive Loads Penn ESE370 Fall2012 -- DeHon

Today Back to CMOS today How do we drive a large load? Stages and buffer sizing Minimum delay Penn ESE370 Fall2012 -- DeHon

Message To drive large loads Scale factor: 3—4 typically Scale buffers geometrically Exponential scale up in buffer size Scale factor: 3—4 typically One origin of fanout 4 target Drains contribute capacitance, too Can formulate math to optimize Penn ESE370 Fall2012 -- DeHon

(same model we’ve been assuming) Start Cdiff=0 (same model we’ve been assuming) Penn ESE370 Fall2012 -- DeHon

One Stage How size to minimize delay? Penn ESE370 Fall2012 -- DeHon

One Stage Delay equation? Penn ESE370 Fall2012 -- DeHon

Minimize Differentiate and set to zero. What’s WN? Penn ESE370 Fall2012 -- DeHon

Solving for size Penn ESE370 Fall2012 -- DeHon

Concrete? What is WN for Cload=4x104? Penn ESE370 Fall2012 -- DeHon

N-stage Penn ESE370 Fall2012 -- DeHon

N-stage Delay Penn ESE370 Fall2012 -- DeHon

Size WNi to minimize delay How minimize? Penn ESE370 Fall2012 -- DeHon

Size WNi to minimize delay Take partial derivative wrt WNi Penn ESE370 Fall2012 -- DeHon

Solving for WNi Penn ESE370 Fall2012 -- DeHon

Delay Penn ESE370 Fall2012 -- DeHon

Stage Delay Penn ESE370 Fall2012 -- DeHon

Stage Delay Penn ESE370 Fall2012 -- DeHon

Math Penn ESE370 Fall2012 -- DeHon

Total Delay Penn ESE370 Fall2012 -- DeHon

Total Delay Penn ESE370 Fall2012 -- DeHon

How many stages? How does this trend with N? Penn ESE370 Fall2012 -- DeHon

Plot Delay vs. N Delay (t units) N Penn ESE370 Fall2012 -- DeHon

Zoom Delay vs. N Penn ESE370 Fall2012 -- DeHon

Minimize Penn ESE370 Fall2012 -- DeHon

Solve Penn ESE370 Fall2012 -- DeHon

Concrete What is optimal N for Cload=4x104C0? Penn ESE370 Fall2012 -- DeHon

Zoom Delay vs. N Penn ESE370 Fall2012 -- DeHon

Optimum Scale Up What is f? Penn ESE370 Fall2012 -- DeHon

Optimum Scale Up Deep result – take time to digest. Penn ESE370 Fall2012 -- DeHon

Delay at Optimum Penn ESE370 Fall2012 -- DeHon

Cdiff=gCgate Penn ESE370 Fall2012 -- DeHon

Contact Capacitance n+ contacts are formed by doping = diffusion Day 11 Contact Capacitance n+ contacts are formed by doping = diffusion Depletion under contact Contact-Body capacitance Depletion around perimeter of contact Also contact-Body capacitance Penn ESE370 Fall2012 -- DeHon

Contact/Diffusion Capacitance Day 11 Contact/Diffusion Capacitance Cj – diffusion depletion Cjsw – sidewall capacitance LS – length of diffusion LS Penn ESE370 Fall2012 -- DeHon

Capacitance Roundup CGS=CGCS+CO CGD=CGCD+CO CGB=CGCB CSB=Cdiff Day 11 Capacitance Roundup CGS=CGCS+CO CGD=CGCD+CO CGB=CGCB CSB=Cdiff CDB=Cdiff Penn ESE370 Fall2012 -- DeHon

Impact on Capacitance Penn ESE370 Fall2012 -- DeHon

Contact/Diffusion Capacitance Cj – diffusion depletion Cjsw – sidewall capacitance LS – length of diffusion LS Penn ESE370 Fall2012 -- DeHon

Diffusion Capacitance What does this do to t model? Delay of middle stage? Penn ESE370 Fall2012 -- DeHon

Stage Delay Penn ESE370 Fall2012 -- DeHon

Stage Delay Penn ESE370 Fall2012 -- DeHon

N-stage Delay Penn ESE370 Fall2012 -- DeHon

N-stage Delay Penn ESE370 Fall2012 -- DeHon

Impact on Min Wni ? Partial Derivative unchanged What does this say about f? Penn ESE370 Fall2012 -- DeHon

Stage Delay: f unchanged (fixed N) Penn ESE370 Fall2012 -- DeHon

Total Delay Penn ESE370 Fall2012 -- DeHon

Impact of Gamma g=1.5 g=1.0 g=0.5 g=0 Penn ESE370 Fall2012 -- DeHon

Impact of Gamma g=1.5 g=1.0 g=0.5 g=0 Penn ESE370 Fall2012 -- DeHon

Minimize Penn ESE370 Fall2012 -- DeHon

Solve Penn ESE370 Fall2012 -- DeHon

Solve Penn ESE370 Fall2012 -- DeHon

Optimum Scale Up Penn ESE370 Fall2012 -- DeHon

Optimal Staging g≠0 Penn ESE370 Fall2012 -- DeHon

F and gamma? f=4 is optimal for what g? f=3 is optimal for what g? Penn ESE370 Fall2012 -- DeHon

Optimal Fanout Clearer why we use f=4 as our benchmark? Remember HW3.5 Penn ESE370 Fall2012 -- DeHon

Idea To drive large loads Scale factor: 3—4 typically Scale buffers geometrically Exponential scale up in buffer size Scale factor: 3—4 typically One origin of fanout 4 target Drains contribute capacitance, too Can formulate math to optimize Penn ESE370 Fall2012 -- DeHon

Admin Project: Milestone due tomorrow Jan Rabaey talk tomorrow at 11am Udit office hours today Jan Rabaey talk tomorrow at 11am One of textbook authors Penn ESE370 Fall2012 -- DeHon