UT Optical Connections

Slides:



Advertisements
Similar presentations
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
Advertisements

RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Upstream Tracker Data Format JC Wang Upgrade Electronics & AMC40 Firmware Meeting 12/12/2013.
Power supply planning for upgrade OT  Scintillating Fibre Wilco Vink On behalf of the SciFi group 19 May 2014.
LHCb Upgrade Optical Fibers from Cavern to the Surface - what has been done ? - prototypes status and next coming steps - what is missing for final installation.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
VELO upgrade Front-end ECS LHCb upgrade electronics meeting 12 April 2012 Martin van Beuzekom on behalf of the VELO upgrade group Some thoughts, nothing.
GBT Interface Card for a Linux Computer Carson Teale 1.
1 5 December 2012 Laurent Roy Infrastructure / Electronics Upgrade -Cabling (long distance) -Rack and Crate (space, electrical distribution, cooling) -Detector.
Understanding Data Acquisition System for N- XYTER.
Design & test of SciFi FEB
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Detector Cabling and Patching Rainer Schwemmer
13 June 2013Laurent Roy Optical Fibers / Electronics Upgrade -Fibers need for Upgrade -> Installation ? -Two techniques possible for multi fibers installation.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
T1 hardware Detector Control System, OK several automates have been added, LV and HV sequences. FSM manages transition between Busy, ON and OFF states.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
1M. Ellis - 17th May 2007 SciFi Decoding (Everything you never wanted to know but couldn’t avoid going over and over)  VLSB Data (unpacking to AFE, MCM,
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
STS Readout chain – Revisited Readout-ASIC to ROC Interconnect Walter F.J. Müller, GSI, Darmstadt CBM Collaboration Meeting 13 th April 2010.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
12/3/2015R. Mountain, Syracuse University LHCb CO2 Cooling EDR2.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics Muon upgrade in a nutshell LV.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Power, Cooling, Cables, Simulations of Heat Dissipation Short overview of ongoing work on these points Technical Coordination (Rolf Lindner et al.) Cooling.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
Plans for the UT Installation LHCb infrastructure workshop February Burkhard Schmidt for the UT group.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
LHCb Outer Tracker Electronics 40MHz Upgrade
of the Upgraded LHCb Readout System
The UT Electronics Slice Test Plan & Preparation At Syracuse
AMC13 Project Status E. Hazen - Boston University
TT Upgrade Power Review
INSIDE in-beam PET system assembly and test at INFN Torino
Control of ASICs via GBTx
Update of MVD services and requests
L1Calo Requirements on the DPS
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Integration – preliminary ideas on routing and tests
CMS EMU TRIGGER ELECTRONICS
Fiber Installation for RUN 3&4
Front-end digital Status
On Behalf of the GBT Project Collaboration
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
PowerValue 11 RT Sales Presentation
Front-end electronic system for large area photomultipliers readout
Praesideo Cobranet Interface
VELO readout On detector electronics Off detector electronics to DAQ
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
PID meeting Mechanical implementation Electronics architecture
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

UT Optical Connections Jianchun Wang For the UT electronics group 10/13/2015

(Slides are updated to include what was discussed at the meeting) Introduction The UT optical connection scheme was presented the LHCb upgrade electronics meeting on April 9th, 2015. There are small adjustments on the scheme since then. The cost estimates are based on the unit prices that Laurent received from the Optical Fibre Group. A worst-case scenario is assumed. Better prices may be negotiated for large quantity. (Slides are updated to include what was discussed at the meeting) 10/13/2015

UT Optical Connection Needs Data concentrator boards (DCB) in the PEPI chassis. Transfer event data out: SALT  DCB (GBTx, VTTx)  TELL40 Master control boards (MCB) in the PEPI chassis. Generate master clocks for DCBs & SALT ASICs, Distribute TFC to SALT, Configure & read back SALT registers via ECS, Read out temperature, voltage, humidity etc via ECS. MCB(GBTx, GBT-SCA, VTRx)  SOL40 LV monitor board in the service boxes. Monitor LV parameters. LV monitor board (GBTx, GBT-SCA, VTRx)  SOL40 10/13/2015

UT Optical Connection Plan (I) Electronics Chassis UX85 Cavern Patch Panel Data Center Patch Panel DAQ PC Rack x8 MPO type A adapter MPO(F) (MPO or MTP) LC MCB MPO MPO MPO(F) MPO(M) MPO SOL40 MPO(M) 12 f 12 f DCB 12 f 1 f 12 f 144 f TELL40 12 f DCB L ~ 350 m DCB L ~ 5 m L=10-30 m  L ~ 1.5 m MPO-to-LC Cassette x4 Service Box 2 f Scenario I: no regrouping of the 12f bundles in the counting room. 10/13/2015

UT Fiber Counts For Scenario I Unit Quant. For GBTx (3e/4e/5e) Single fibers 12f bundles UTa Chassis  4 Event Data 138 (106/16/16) 138 16 TFC/ECS 32 4 UTb Chassis 152 (120/16/16) 152 18 36 Service box PS ECS 1 2 2 (total) Total 1440 168+2 Only ~18 of the 24 inputs of TELL40 can be due to FPGA limits. Inside UT chassis ~3 fibers of each 12f bundle are connected. There is no regrouping at later stages in this scenario. The number of 12x fiber cables from the VELO/RICH/UT patch panel to one chassis is 20+2 (UTa) & 22+2 (UTb), where 2/chassis are mounted spares, total 168+16. UT needs 170 (12x) bundles in the ~350 m long cables. No extra spares are needed as ~30% fibers are not used. 10/13/2015

Total Cost For Scenario I Subracks and MPO adapter plates are included in long cable cost. Spare for a same item at different locations is counted only once. Long cables have ~30% fibers unused and are spares. 10/13/2015

Sample Of Accessories 2,8,11 7 2 3,4,12 5 1. 1, 6,10 10/13/2015

UT Optical Connection Plan (II) Electronics Chassis UX85 Cavern Patch Panel Data Center Patch Panel DAQ PC Rack x8 MPO type A adapter Duplex LC MPO(F) LC MPO MCB MPO MPO(F) SOL40 MPO(M) MPO(M) 12 f 12 f DCB 1 f 1 f 12 f 144 f TELL40 DCB 12 f L ~ 350 m DCB L=10-30 m  MPO-to-LC Cassette L ~ 5 m L ~ 1.3 m x4 Scenario II: Regrouping in the counting room. Variation: LC on the long cables at end of data center. LC adapters on data center patch panel. Service Box 2 f 10/13/2015

UT Fiber Counts For Scenario II Unit Quant. For GBTx (3e/4e/5e) Single fibers 12f bundles UTa Chassis  4 Event Data 138 (106/16/16) 138 15 TFC/ECS 16 32 UTb Chassis 152 (120/16/16) 152 18 36 Service box PS ECS 1 2 1 (total) Total 1440 124+1 In this scenario the fibers are regrouped to 12f bundle in the counting room before connecting to TELL40/SOL40. The number of 12x fiber cables from the VELO/RICH/UT patch panel to one chassis is 15+2 (UTa) & 16+2 (UTb), where 2/chassis are mounted spares, total 124+16. UT needs 125+12 (12x) bundles in the ~350 m long cables, where 12 bundles are spares (10%). 10/13/2015

Total Cost For Scenario II Compare to 302,388 for scenario I We may save 3-4 PCIe40 boards in this scheme. 10/13/2015

Total Cost For Scenario II.V Compare to 302,388 for scenario I If the trunk cables are terminated with 144x LC at the end in the counting room. 10/13/2015

Backup Slides 10/13/2015

ASIC E-ports To GBTx Connection E-ports operate @ 320 Mbps (8 bits / BCO). All e-ports of an ASIC connect to the same GBTx. Wide GBT frame (112 = 14  8 bits), partially filled. 4  3-eport ASICs (96 bits). 3  4-eport ASICs (96 bits). 2  5-eport ASICs (80 bits). Half staves are shown in tables below. ASICs/sensor: 4(G), 8 (Y/R) e-ports / ASIC: value inside 2 (a/b)  4 (quads) chassis 3 backplanes / chassis AAAAAAABCCBAAAAAAA * A 4x3 E-ports 84 1 GBTx 7 4x3 4x4 E-ports 88 1 2 GBTx 8 A* B 4x3 8x3 8x5 E-ports 124 1 2 4 GBTx 11 4x3 8x4 8x5 E-ports 164 1 3 4 GBTx 15 C 16 staves in UTaX / UTaU 18 staves in UTbV / UTbX 10/13/2015

GBTx & VTTx For Event Data For each quadrant Stave Type A A* B C Sum GBTx UTaX - 7 8 11 15 69 UTaU BackPlane 28 42 68 138 UTbV 76 UTbX 152 Multiple DCBs are plugged into one backplane. Back planes route ASIC data lines to different DCBs. Total 1160 GBTx chips (4138 + 4152) for event data. Electronic signals are converted to optical and sent out at VTTx links. Each VTTx serves 2 GBTx chips, & have 1 duplex LC receptacles. 10/13/2015

Active GBTx In PEPI Chassis U/V X MCB PEPI backplanes route ASIC data lines to DCBs, distribute TFC, LV etc (ref: Jason Andrews’ presentation at mechanics review). X plane U/V plane 10/13/2015

Constraint of TELL40 Boards ASIC Type (eports/ASIC) GBT Links # of TELL40 ASICs per Link Links per quadrant Links per chassis Total Links Max Links per TELL40 Per chassis 3 4 53 / 60 106 / 120 904 18 6/7 52 (51) 8 16 128 19 1 8 (7) 5 2 20 Sum 69 / 76 138 / 152 1160 - 8/9 68 (65) Needs update regrouping One TELL40 board can have max 212 optical inputs. Not all inputs can be used for UT due to the sub-GBT-frame structure and limited resources in the FPGA. Designated TELL40s will be used separately for links of 3-, 4-, 5- eports/ASIC. The difference will be hard coded in the firmware so as to save resources. There will be NO regrouping of optical fibers in the counting room. What ever grouping of 12f in the chassis will be pertained at TELL40. 10/13/2015

TFC/ECS Needs Each UT chassis has 3 MCBs, 1 per backplane. One MCB can house 7 GBTx chips, total 21 per chassis. In the latest revision from Tom O’Bannon, only 16 (18) GBTx are needed per chassis. For optical communication 1 GBTx needs 1 VTRx and 2 fibers for input & output. Thus there are total 32 (36) active fibers per chassis, in four 12x fiber cables. With possible I2C changing to a different protocol, the total number of fibers may change. It should not affect the optical cable counts as there is room. We also need to monitor LV powers in the service boxes (Carlos Abellan Beteta). Each service box needs 2 fibers for input & output. The efficient way is to route a duplex fiber cable from a service box to the UTa chassis that the box serves. In the UTa chassis the pair of fibers can connect to the TFC/ECS fiber cables. 10/13/2015

Optical Connections In PEPI Chassis 24 MPO adapters 1 duplex LC adapter in UTa chassis Drawing by Jason 10/13/2015