ETD/Online Report D. Breton, U. Marconi, S. Luitz

Slides:



Advertisements
Similar presentations
1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.
Advertisements

Hall D Trigger and Data Rates Elliott Wolin Hall D Electronics Review Jefferson Lab 23-Jul-2003.
Architecture and Dataflow Overview LHCb Data-Flow Review September 2001 Beat Jost Cern / EP.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Niko Neufeld PH/LBC. Detector front-end electronics Eventbuilder network Eventbuilder PCs (software LLT) Eventfilter Farm up to 4000 servers Eventfilter.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
LHCb front-end electronics and its interface to the DAQ.
Niko Neufeld, CERN/PH. Online data filtering and processing (quasi-) realtime data reduction for high-rate detectors High bandwidth networking for data.
Management of the LHCb Online Network Based on SCADA System Guoming Liu * †, Niko Neufeld † * University of Ferrara, Italy † CERN, Geneva, Switzerland.
BPM stripline acquisition in CLEX Sébastien Vilalte.
DAQ interface + implications for the electronics Niko Neufeld LHCb Electronics Upgrade June 10 th, 2010.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Standard electronics for CLIC module. Sébastien Vilalte CTC
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.
P. Branchini (INFN Roma 3) Involved Group: INFN-Roma1 V. Bocci, INFN-Roma3 INFN-Na.
November 16th 2011 Christophe Beigbeder 1 ETD meeting PID Integration.
D.Breton, U.Marconi, Perugia SuperB Workshop – June 16th 2009 Electronics, Trigger and DAQ for SuperB: proposal for the system architecture. Dominique.
ETD/Online Summary D. Breton, U. Marconi, S. Luitz Frascati Workshop 04/2011.
Status of ETD D. Breton, U.Marconi, S.Luitz WS summary plenary session October 1 st 2010 D. Breton - SuperB Frascati Workshop – September 2010.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Trigger, DAQ, & Online Planning and R&D needs
M. Bellato INFN Padova and U. Marconi INFN Bologna
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
ETD meeting Architecture and costing On behalf of PID group
PID meeting SNATS to SCATS New front end design
Preliminary thoughts on SVT services
Electronics Trigger and DAQ CERN meeting summary.
ETD summary D. Breton, S.Luitz, U.Marconi
ETD/Online Report D. Breton, U. Marconi, S. Luitz
CERN meeting report, and more … D. Breton
Trigger, DAQ and Online Closeout
Status of ETD/Online D. Breton, U.Marconi, S.Luitz
Modelisation of SuperB Front-End Electronics
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
A few ideas about detector grounding and shielding D. Breton
DCH FEE 28 chs DCH prototype FEE &
Electronics, Trigger and DAQ for SuperB
Controlling a large CPU farm using industrial tools
RT2003, Montreal Niko Neufeld, CERN-EP & Univ. de Lausanne
Discussion after electronics parallel session
Trigger, DAQ, & Online: Perspectives on Electronics
Modelisation of control of SuperB Common Front-End Electronics
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
VELO readout On detector electronics Off detector electronics to DAQ
Dominique Breton, Jihane Maalmi
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
SVT detector electronics
ETD/Online Summary D. Breton, U. Marconi, S. Luitz
BESIII EMC electronics
Hall D Trigger and Data Rates
DC trigger Present DC design Lab tests and implementation.
SuperB FCTS/DAQ Protocol Proposal
PID meeting Mechanical implementation Electronics architecture
ETD parallel session March 18th 2010
SVT detector electronics
Electronics, trigger and DAQ for SuperB.
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
Moving towards Elba and the TDR …
The LHCb Front-end Electronics System Status and Future Development
Perugia SuperB Workshop June 16-19, 2009
U. Marconi, D. Breton, S. Luitz
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Links and more … D. Breton
LNF PID session 1 December 1st 2009
Presentation transcript:

ETD/Online Report D. Breton, U. Marconi, S. Luitz WS goals session – Elba Meeting May 31th 2010 ETD/Online - SuperB Elba Workshop - May 2010

Technical choices for the TDR : front-end There is a certain amount of common questions for the different front-end electronics: Radiation We need a radiation map in order to fix the rules for the electronics mitigation We have to be sure that the technologies chosen can handle radiation We have to define rules for selecting the commercial components Power supplies Do we intend to use radiation-tolerant supplies on the detector (short cables but more expensive supplies) or remote standard supplies (cheaper supplies but long cables) ? Do we want a common supply policy at the detector level ? Grounding and shielding We have to define the rules Our preference is a strong common ground Electronics integration on the detector When designing the system, it is important to think of: How easy it will be to change a board (access, connectors, …) Ensuring there will be no extra pressure on the connectors (for instance avoiding using connectors to mechanically hold boards ETD/Online - SuperB Elba Workshop - May 2010

Technical choices for the TDR : trigger Baseline: re-implement BaBar L1 trigger with some improvements Shorter latency (~4us instead of 12us) Higher sampling frequencies (DCH and EMC) 2-d map for calorimeter Possible additions SVT trigger Bhabha Veto Challenge To keep the event loss due to dead time below 1% => a maximum of ~70ns “per-event dead time” is allowed in trigger and FCTS Other considerations What goes in L1, what in L3, what’s the optimum? See trigger session (ETD 2) First meeting of “Trigger Interest Group” 150kHz Exponential Inter-arrival time pdf. ETD/Online - SuperB Elba Workshop - May 2010

Technical choices for the TDR : common items (1) FCTS Well on tracks. No major open question. Will most probably be a custom crate (see talk on Wednesday) Links Clock distribution has to be perfectly safe The solution chosen will have to guaranty that clock will always be present despite radiation events Control link We have to validate the commercial chipset for radiation: but it has to be the one we will buy! (actually true for all components) We have to define the command frame length and the reasonable overhead necessary for redundancy We have to define the format of the trigger primitives sent back from the FEE Readout link We have to validate the commercial chipset for radiation We have to refine the link effective payload in order to allow the subsystems to finely tune their number of links ETD/Online - SuperB Elba Workshop - May 2010

Technical choices for the TDR : common items (2) Common FEE We have to define the depth of the derandomizer buffers, located between the latency buffers and the readout links ECS Well on tracks. We take benefit there of the ongoing developments for LHCb. ROM A new R&D has been launched, implying: Building and testing an optical to PCIe interface board to get readout data Writing the Linux drivers for PCIe Evaluating the optimal number of input and output boards which can be hosted in a single mother board Testing the transmission rate/bandwidth achievable by using standard/commercial 10 GbE. ETD/Online - SuperB Elba Workshop - May 2010

Technical choices for the TDR : Online Well under control Event Management and Event Builder Define interaction between FCTS, Event Builder and HLT What information needs to be broadcast to the ROMs, what to the FEE to ensure consistent event build – has implications for FCTS/ROM design All other components of the Online system are expected to be commodity / off-the-shelf Only notional technical choices will be required for the TDR to get to a reasonably accurate estimate of cost and manpower, such as: HLT farm architecture (storage, network) Detector Control System Computing infrastructure for the Online system Data quality monitoring ETD/Online - SuperB Elba Workshop - May 2010