VLSI Presentation 4 – Bit Shifter

Slides:

Advertisements

Similar presentations

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

Advertisements

Combinational Logic Word Problems

ECE2030 Introduction to Computer Engineering Lecture 13: Building Blocks for Combinational Logic (4) Shifters, Multipliers Prof. Hsien-Hsin Sean Lee School.

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.

Speical purpose Encoders/Comparators

Lecture #9 EGR 277 – Digital Logic

1 ALUs. 2 Topics: ALU Overview - core of the integer datapath - 2 operands, 32-bits wide, plus control signals Exercise: A simple multiplier.

Fall 2005 L15: Combinational Circuits Lecture 15: Combinational Circuits Complete logic functions Some combinational logic functions –Half adders –Adders.

Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.

Logical & shift ops (1) Fall 2007 Lecture 05: Logical Operations.

Combinational Comparators

* CPU (Central Processing Unit ) * CPU is the abbreviation for central processing unit. the CPU is the brains of the computer where most numerical and.

Arithmetic Operations and Circuits Lecture 5. Binary Arithmetic let’s look at the procedures for performing the four basic arithmetic functions: addition,

In a not gate, if the input is on(1) the output is off (0) and vice versa.

Operations on data CHAPTER 4.

LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.

Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.

1. Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami2 Figure 10.1 Truth table and schematic diagram for a binary half-adder.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

07/19/2005 Arithmetic / Logic Unit – ALU Design Presentation F CSE : Introduction to Computer Architecture Slides by Gojko Babić.

1-1 Lecture 1 Class Overview and Appendix A -- Number Systems.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Reference: Digital Integrated.

Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND

ECEN 248 Lab 4: Multiplexer Based Arithmetic Logic Unit

1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}

Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.

July 2005Computer Architecture, The Arithmetic/Logic UnitSlide 1 Part III The Arithmetic/Logic Unit.

Computer Architecture, The Arithmetic/Logic UnitSlide 1 Part III The Arithmetic/Logic Unit.

EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.

Arithmetic Logic Unit (ALU) Anna Kurek CS 147 Spring 2008.

DAT2343 Arithmetic Circuits For Unsigned Binary Values © Alan T. Pinck / Algonquin College; 2003.

EKT 221 : Chapter 4 Computer Design Basics

CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Sp09 CMPEN 411 L21 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 21: Shifters, Decoders, Muxes [Adapted from Rabaey’s Digital Integrated Circuits,

Logic Gates Chapter 5 Subject: Digital System Year: 2009.

EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.

Microprocessor & Assembly Language

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.

CS151 Introduction to Digital Design Chapter 4: Arithmetic Functions and HDLs 4-1: Iterative Combinational Circuits 4-2: Binary Adders 1Created by: Ms.Amany.

B0110 Fabric and Trust ENGR xD52 Eric VanWyk Fall 2013.

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003.

CONDITION EVALUATE CPSR Flags. Hazard Checking Logic Checks to see if Rd (destination register) is read from in next 2 commands.

Combinational Circuits

16 Bit Barrel Shifter Using D3L Logic

This chapter in the book includes: Objectives Study Guide

Computer Design Basics

CSE 140 Lecture 12 Combinational Standard Modules

Modification that can be done to the datapath.

NxN Crossbar design for Barrel Shifter

CSE 140 Lecture 12 Combinational Standard Modules

Instructor: Alexander Stoytchev

Data Representation and Arithmetic Algorithms

Digital Building Blocks

Modification that can be done to the datapath.

Digital Logic & Design Lecture 05

Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor.

Data Representation and Arithmetic Algorithms

Enhancing Data Path M 4-bit Reg X A L U

Part III The Arithmetic/Logic Unit

Logic Circuits I Lecture 3.

Computer Design Basics

The ARM Instruction Set

Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.

Operators In Java Programming By Rajanikanth B.

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Introduction to the ARM Instruction Set. Data Processing Instructions Move Instructions Syntax: { }{S} Rd, N.

Presentation transcript:

VLSI Presentation 4 – Bit Shifter Presenters Sabbir Ahmed Roll – 08 Mahmood Jasim Roll – 17

Overview Introduction to Shifter Shift Logic Primary Crossbar Switch Barrel Shifter Stick Diagram Application

Introduction to Shifter (1/2) In Binary Operation, shifting is a bitwise operation that shifts the operand 1 to n-1 places to the right or left. Original Data 1 After 2 bit shift 1

Introduction to Shifter (2/2) n-bit Shifter is a device which shifts the input data to n-1 places to the left or right. Number of shift n-1 Input Lines Output Shifter (Block Diagram)

Shift Logic (1/2) Left Shift Right Shift n-bit shift = original data 1 4-bit Input Data 1 3 bit left shift 1 4 bit left shift

Shift Logic (2/2) k-bit right shift = n-k bit left shift 1 1 1 4-bit Input Data 1 1 bit right shift 1 3 bit left shift

Primary Crossbar Switch (1/2) OUT IN Gate Figure: A switch

Primary Crossbar Switch (2/2) out3 sw03 sw13 sw23 sw33 out2 sw02 sw12 sw22 sw32 out1 sw01 sw11 sw21 sw31 out0 sw00 sw10 sw20 sw30 in0 in1 in2 in3

Barrel Shifter in3 out3 in2 out2 in1 out1 in0 out0 in0 in1 in2 in3 sh0

Barrel Shifter in3 out3 in2 out2 in1 out1 in0 out0 in0 in1 in2 in3 sh0

Barrel Shifter in3 out3 in2 out2 in1 out1 in0 out0 in0 in1 in2 in3 sh0

Barrel Shifter in3 out3 in2 out2 in1 out1 in0 out0 in0 in1 in2 in3 sh0

Barrel Shifter in3 out3 in2 out2 in1 out1 in0 out0 in0 in1 in2 in3 sh0

Stick Diagram in3 out3 in2 out2 in1 out1 in0 out0 shift0 shift3 shift2

Application Multiplication and Division Floating point arithmetic Alignment Microprocessor

?