CRU Development Platforms

Slides:



Advertisements
Similar presentations
FC7 AMC FMC carrier for CMS
Advertisements

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
Offering the freedom to design solutions Sundance PXIe Solution.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
The TrainBuilder ATCA Data Acquisition Board for the European XFEL The TrainBuilder ATCA Data Acquisition Board for the European-XFEL John Coughlan, Chris.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
First test results with the Gigabit Link Interface Board (GLIB) Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team (M. Barros Marin,
NetFPGA SUME  High-performance and high-density networking design.
GBT Interface Card for a Linux Computer Carson Teale 1.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Characterization Presentation Spring 2010 ASIC Tester Abo-Raya Dia- 4 th year student Damouny Samer- 4 th year student 10-April1 Supervised by: Ina Rivkin.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev.
Presented by Jubin MITRA
Acquisition system for the CLIC Module. Sébastien Vilalte.
Ethernet Bomber Ethernet Packet Generator for network analysis
113 January 2005Antoine Junique / CERN - PH NEW RCU LAYOUT CERN, 13 January 2005 Content  BOARD FLOORPLAN  PCB LAYERS  PCB STACKUP.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
VFC-HD PROJECT STATUS AND OUTSTANDING SEPTEMBER 2015.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
The FrontEnd Link eXchange System Giovanna Lehmann Miotto - CERN On behalf of the FELIX Developers Team.
CRU Weekly Meeting Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU) 18 November, 2015.
Complexity Challenge Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.
Common Readout Unit (CRU) – A New Readout Architecture for ALICE Experiment Jubin Mitra VECC, Kolkata, India For the ALICE Collaboration.
TPC CRU Jorge Mercado (Heidelberg) Ken Oyama (Nagasaki IAS) CRU Team Meeting, Jan. 26, 2016.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Status of CRU FW Resource Estimations Erno DAVID Wigner Research Center for Physics (HU) 10 March, 2016.
PRM for AM06 Daniel Magalotti Collaboration between: KIT, INFN Pisa and INFN Perugia.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.
GBT-FPGA Tutorial Introduction 27/06/2016GBT-FPGA Tutorial – 27/06/20161.
EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.
E. Hazen - CMS Electronics Week
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
Counting Room Electronics for the PANDA MVD
Clock Configuration for GBT Application
PXD DAQ (PC option) Status Report
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
NaNet Problem: lower communication latency and its fluctuations. How?
The Jülich Digital Readout System for PANDA Developments
GBT-FPGA 120 MHz Modification Status
Creation of a reference design in standard mode
Multiplexing Level for the PANDA MVD
DHH progress report Igor Konorov TUM, Physics Department, E18
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
GTK-TO readout interface status
The Train Builder Data Acquisition System for the European-XFEL
FrontEnd LInk eXchange
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
ALICE Trigger Upgrade CTP and LTU PRR
MicroTCA Common Platform For CMS Working Group
GBT-FPGA Interface Carson Teale.
Erno david , Shuaib Ahmad Khan
ASP-H Clocks John DeHart Applied Research Laboratory Computer Science and Engineering Department
Front-end electronic system for large area photomultipliers readout
Presentation transcript:

CRU Development Platforms Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU) 2 September, 2015

Altera Arria 10 GX FPGA Development Kit 1 x SFP+ 1 x QSFP 2 x FMC PCIe Gen3 x8 https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-a10-gx-fpga.html 2 2 2

ReFLEX CES Attila Instant-DevKit Arria 10 Arria 10 GX 1150, 4200$, from mid October 1 x QSFP 2 x FMC PCIe Gen3 x8 https://www.reflexces.com/products/development-kits/arria-10-instant-devkit/attila 3 3 3

HiTech Global Arria 10 Development Board Arria 10 GX 570/660/900/1150 2 x FMC + 1 Z-Ray PCIe Gen3 x8 http://www.hitechglobal.com/Boards/Altera-Arria10.htm 4 4 4

Terrasic DE5a-Net 5 5 5 Arria 10 GX 1150, depends on FPGA availability 4 x QSFP PCIe Gen3 x8 http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=228&No=970 5 5 5

BittWare A10PL4 6 6 6 Arria 10 GX 1150, 10120$ 2 x QSFP 2 x onboard DDR4 memory bank (total 2 x 16 GB) PCIe Gen3 x8 http://www.bittware.com/products-services-fpga-cots-hardware/a10pl4 6 6 6

Nallatech 385A 7 7 7 Arria 10 GX 1150, 6000$ 2 x QSFP 2 x 4 GB onboard memory PCIe Gen3 x8 http://www.nallatech.com/store/pcie-accelerator-cards/nallatech-385a-arria10-1150-fpga/ 7 7 7

Gidel Proc10A PCIe Arria 10 Accelerator Board Arria 10 GX 1150 3 x SFP+ 2 x QSFP PCIe Gen3 x8 http://www.gidel.com/HPC-RC/Proc10A_HPC.asp 8 8 8

Summary 9 9 9 Company Altera ReFLEX HiTech Terasic BittWare Nallatech Gidel Board Arria 10 GX Attila HTG-A100 DE5a-Net A10PL4 385A Proc10A URL www FPGA GX 1150 GX 660/1150 GX 570 - 1150 Available - 1150 mid Oct depends on Altera end of year Delivery 6 weeks Price 4500$ 4200$ ? 10120$ 6000$ PCIe Gen3 x8 1 SFP+ FMC mod. 3 QSFP 4 2 Ext. Memory 1 x DDR3/DDR4 1 x DDR4 2 x DDR3 On board Mem. DDR4 QDRII+ 2 x 16 GB DDR4 2 x 4 GB DDR3 1 GB DDR3 Connector 1 FMC, 69 I/O, 16 XCVR FMC, 80 I/O, 10 XCVR SATA PHS, 8 XCVR Connector 2 FMC, 20 I/O, 22 XCVR Connector 3 Z-RAY, 16 XCVR 9 9 9

Our Needs Our needs: Current top list: 10 10 10 10G PON development (SFP+ interface, expansion connector for external PLL and jitter cleaner) GBT development (SFP or QSP interface) PCIe DMA development (PCIe Gen3 x8 interface) Early CRU prototype (SFP+, QSFP, PCIe Gen3 x8, Arria 10 GX 1150) Current top list: Altera Arria 10 GX DevKit (4500$) – based on documentation fulfils our needs (except for 10G PON PLL) ReFLEX Attial (4200$) – will be tested by CERN GBT/PON lab., needs an extra FMC module (SFP+, PLL) HiTech Arria 10 Board – modular design, no response from the company yet 10 10 10

CRU Prototype Clocking Requirements CRU Prototype FPGA 10G PON Transceiver 10G PON refclk RX clk FMC Module PLL + Jitter Cleaner GBT Transceiver Bank 0 User (detector specific) Logic 120MHz refclk 40MHz PCIe Endpoint 0 250MHz 100MHz refclk GBT Transceiver Bank N-1 120MHz refclk 40MHz 11 11 11