QUINE-McCLUSKEY METHOD

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

FUNCTION OPTIMIZATION Switching Function Representations can be Classified in Terms of Levels Number of Levels, k, is Number of Unique Boolean (binary)
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Prof. Sin-Min Lee Department of Computer Science
Gate-Level Minimization
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
©2004 Brooks/Cole FIGURES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the.
Chapter 3 Simplification of Switching Functions
Simplifying Boolean Expressions Using K-Map Method
CHAPTER 2 Boolean Algebra
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
Chapter 6 Quine-McCluskey Method Mei Yang ECG Logic Design 1.
Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.
Simplification of incompletely specified functions using QM Tech.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
©2004 Brooks/Cole FIGURES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
1 3- De-Morgan’s Theorems 1.The complement of a product of variables is equal to the sum of the complements of the variables. 2. The complement of a sum.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
Technical Seminar II Implementation of
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Fundamentals of Logic Design, 7 th editionRoth/Kinney © 2014 Cengage Learning Engineering. All Rights Reserved. 1 Boolean Algebra (continued) UNIT 3.
CHAPTER 6 Quine-McCluskey Method
Lecture 6 Quine-McCluskey Method
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
ECE 2110: Introduction to Digital Systems
Lecture #6 EGR 277 – Digital Logic
ECE 3110: Introduction to Digital Systems
CHAPTER 3 BOOLEAN ALGEBRA (continued)
CHAPTER 2 Boolean Algebra
Plotting functions not in canonical form
CS 352 Introduction to Logic Design
CHAPTER 2 Boolean Algebra This chapter in the book includes:
ECE 2110: Introduction to Digital Systems
EEL 3705 / 3705L Digital Logic Design
Chapter 6 Quine-McCluskey Method
ECE 616 Advanced FPGA Designs
ECE 434 Advanced Digital Systems
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
ECE 331 – Digital System Design
ECE 331 – Digital System Design
Function Minimization Algorithms
MINTERMS and MAXTERMS Week 3
SYEN 3330 Digital Systems Chapter 2 – Part 6 SYEN 3330 Digital Systems.
COE 202: Digital Logic Design Combinational Logic Part 3
CHAPTER 3 BOOLEAN ALGEBRA (continued)
SLIDES FOR CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION
Minimization of Switching Functions
Instructor: Alexander Stoytchev
CHAPTER 6 QUINE-McCLUSKEY METHOD
Laws & Rules of Boolean Algebra
ECE 331 – Digital System Design
Presentation transcript:

QUINE-McCLUSKEY METHOD CHAPTER 6 QUINE-McCLUSKEY METHOD This chapter in the book includes: Objectives Study Guide 6.1 Determination of Prime Implicants 6.2 The Prime Implicant Chart 6.3 Petrick’s Method 6.4 Simplification of Incompletely Specified Functions 6.5 Simplification Using Map-Entered Variables 6.6 Conclusion Programmed Exercises Problems Fundamentals of Logic Design Chap. 6

Objectives Topics introduced in this chapter: 1. Find the prime implicants of a function by using the Quine-McCluskey method. 2. Define prime implicants and essential prime implicants 3. Given the prime implicants, find the essential prime implicants and a minimum sum-of-products expression for a function, using a prime implicant chart and using Petrick method 4. Minimize an incompletely specified function, using the Quine-McCluskey method 5. Find a minimum sum-of-products expression for a function, using the method of map-entered variables Fundamentals of Logic Design Chap. 6

6.1 Determination of Prime Implicants The minterms are represented in binary notation and combined using The binary notation and its algebraic equivalent (the dash indicates a missing variable) (will not combine) (will not combine) Fundamentals of Logic Design Chap. 6

6.1 Determination of Prime Implicants the binary minterms are sorted into groups Is repersented by the following list of minterms: Fundamentals of Logic Design Chap. 6

6.1 Determination of Prime Implicants Determination of Prime Implicants (Table 6-1) Fundamentals of Logic Design Chap. 6

6.1 Determination of Prime Implicants The function is equal to the sum of its prime implicants (1,5) (5,7) (6,7) (0,1,8,9) (0,2,8,10) (2,7,10,14) Using the consensus theorem to eliminate redundant terms yields Definition: Given a function F of n variables, a product term P is an implicants of F iff for every combination of values of the n variables for which P=1, F is also equal to 1. Definition: A Prime implicants of a function F is a product term implicant which is no longer an implicant if any literal is deleted from it. Fundamentals of Logic Design Chap. 6

6.2 The Prime Implicant Chart Prime Implicant Chart (Table 6-2) Essential Prime Implicant : Remaining cover The resulting minimum sum of products is Fundamentals of Logic Design Chap. 6

6.2 The Prime Implicant Chart The resulting chart (Table 6-3) The resulting minimum sum of products is Fundamentals of Logic Design Chap. 6

6.2 The Prime Implicant Chart Example: cyclic prime implicants(two more X’s in every column in chart) Derivation of prime implicants Fundamentals of Logic Design Chap. 6

6.2 The Prime Implicant Chart The resulting prime implicant chart (Table 6-4) One solution: Fundamentals of Logic Design Chap. 6

6.2 The Prime Implicant Chart Again starting with the other prime implicant that covers column 0. The resulting table (Table6-5) Finish the solution and show that Fundamentals of Logic Design Chap. 6

6.3 Petrick’s Method - A technique for determining all minimum SOP solution from a PI chart Because we must cover all of the minterms, the following function must be true: minterm0 minterm1 Fundamentals of Logic Design Chap. 6

6.3 Petrick’s Method - Reduce P to a minimum SOP First, we multiply out, using (X+Y)(X+Z) = X+YZ and the ordinary Distributive law Use X+XY=X to eliminate redundant terms from P - Choose P1,P4,P5 or P2,P3,P6 for minimum solution or Fundamentals of Logic Design Chap. 6

6.4 Simplification of Incompletely Specified Functions Example: Don’t care terms are treated like required minterms… Fundamentals of Logic Design Chap. 6

6.4 Simplification of Incompletely Specified Functions Don’t care columns are omitted when forming the PI chart… Replace each term in the final expression for F The don’t care terms in the original truth table for F Fundamentals of Logic Design Chap. 6

6.5 Simplification Using Map-Entered Variables Using of Map-Entered Variables (Figure 6-1) The map represents the 6-variable function Fundamentals of Logic Design Chap. 6

6.5 Simplification Using Map-Entered Variables Use a 3-variable map to simplify the function: Simplification Using a Map-Entered Variable (Figure 6-2) Fundamentals of Logic Design Chap. 6

6.5 Simplification Using Map-Entered Variables From Figure 6-2(b), Find a sum-of-products expression for F of the form MS0 : minimum sum obtained by P1=P2=…=0 MS1 : minimum sum obtained by P1=1, Pj=0(j≠ 1) and replacing all ‘1’’s on the map with ‘don’t cares(X)’ MS2 :…. The resulting expression is a minimum sum of products for G(Fig. 6-1) : Fundamentals of Logic Design Chap. 6