L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia

Slides:



Advertisements
Similar presentations
Analog to Digital Conversion (ADC)
Advertisements

Analog-to-Digital Converter (ADC) And
Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Analog-to-Digital.
Quantization Prof. Siripong Potisuk.
Design and test of a high-speed beam monitor for hardon therapy H. Pernegger on behalf of Erich Griesmayer Fachhochschule Wr. Neustadt/Fotec Austria (H.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
TOF at 10ps with SiGe BJT Amplifiers
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
A Fast Monolithic Active Pixel Sensor with in Pixel level Reset Noise Suppression and Binary Outputs for Charged Particle Detection Y.Degerli 1 (Member,
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Testbeam analysis Lesya Shchutska. 2 beam telescope ECAL trigger  Prototype: short bars (3×7.35×114 mm 3 ), W absorber, 21 layer, 18 X 0  Readout: Signal.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
TIMEPIX2 FE STUDIES X. Llopart. Summary of work done During summer I have been looking at a possible front end for Timepix2 The baseline schematic is.
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
 13 Readout Electronics A First Look 28-Jan-2004.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
G. RizzoMarch, TS resolution needed in L0 striplets Assume want to have a cut of 50 ns on offline time window (  t) to keep the occupancy
FSSR2 block diagram The FSSR2 chip architecture is virtually identical to that of FPIX2. Each strip is treated as one pixel cell (Pseudo-Pixel architecture)[*]
Update on analog design for L4-L5
MECH 373 Instrumentation and Measurements
Work on Muon System TDR - in progress Word -> Latex ?
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Valerio Re Università di Bergamo and INFN, Pavia, Italy
Ivan Perić University of Heidelberg Germany
Fabio, Francesco, Francesco and Nicola INFN and University Bari
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Pixel front-end development
Frontend Electronic Update
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
L. Ratti Università degli Studi di Pavia INFN Pavia
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
B.Sc. Thesis by Çağrı Gürleyük
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
on behalf of the AGH and UJ PANDA groups
Digital readout architecture for Velopix
INFN Pavia and University of Bergamo
EI205 Lecture 13 Dianguang Ma Fall 2008.
CluTim Algorithm for Drift Chambers Readout Electronics
R&D activity dedicated to the VFE of the Si-W Ecal
Hugo França-Santos - CERN
L. Ratti V SuperB Collaboration Meeting
Quantization and Encoding
TDC at OMEGA I will talk about SPACIROC asic
A First Look J. Pilcher 12-Mar-2004
A Fast Binary Front - End using a Novel Current-Mode Technique
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Status of n-XYTER read-out chain at GSI
Update on microstrip front-end and Layer0 pixel upgrade
Comparator What is a Comparator?
BESIII EMC electronics
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Readout Electronics for Pixel Sensors
Stefano Zucca, Lodovico Ratti
Presentation transcript:

Status report on the fast front-end design for Layer0-3 strip detectors L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia SuperB FE chip phone meeting, 24/02/202

Fast front-end block diagram Charge sensitive amplifier with gain selection (1 bit) 2nd order unipolar semi-Gaussian shaper with polarity (1 bit) and peaking time (2 bits) selection Symmetric baseline restorer for baseline drift suppression (1 bit, might be advisable to have one, especially for high rate operation) Threshold generator, discriminator 3-4 bit A to D conversion with TOT technique or through a flash ADC

Present performance Charge sensitivity: ~5.5 mV (high gain configuration) Power consumption: ~1.3 mW (not including the stages following the shaper) Output dynamic range: ~15 MIP (240 ke- for layer 0, 360 ke- for layers 1 to 3) Response linearity: ~3% S/N: >20 for all the layers

Plans for the very next future New simulations with updated capacitance and resistance values (mainly to evaluate noise related issues) Noise hit rate estimation/simulation Threshold generation and comparator design Threshold dispersion simulation – do we need a threshold DAC? Baseline drift/dispersion simulation – do we need a baseline restorer?

Hit time resolution under A to D conversion L. Ratti Università degli Studi di Pavia INFN Pavia

Hit time estimation Consider a readout channel with threshold discrimination The time of arrival of a particle, t0 (corresponding to the signal start time, drift time of the charge in the detector is considered negligible), is given by with tth the threshold crossing time and twalk the time needed by the signal to reach the threshold (depending on the signal amplitude and, in turn, on the input charge). The uncertainty in the estimation of t0 is given by depends on time stamping can be estimated through amplitude measurement

Time over threshold In a TOT system, tth can be estimated based on the time stamp latched in the register upon transition of the discriminator output The uncertainty depends on the time stamp clock period TCK,TS. Since the probability of the discriminator firing is uniformly distributed inside a clock period, then Estimation of twalk can be performed based on the amplitude measurement, which in the case of the TOT is performed by means of an amplitude-to-time interval conversion The uncertainty in the estimation of the time walk depends on the amplitude-to-time interval relationship, i.e. on the shaping function, the peaking time the TOT clock frequency

Time over threshold: amplitude-to-TOT counts TOT clock RC2CR shaping TOT When converting from amplitude to TOT counts, a ±1 counting error has to be taken into account (e.g., a shaper signal staying over threshold for 7.5xTCK,TOT can result in 7 or 8 TOT counts)

Time over threshold: TOT counts-to-TOT (and Q) When going back from TOT counts, or TOTDIG, to TOT and Q, if TOTDIG=i (i≠0), then and RC2CR shaping with TOT=f(Q) For example, if TOTDIG=8, then the original analog TOT value might have been anywhere between 7xTCK,TOT and 9xTCK,TOT

Analytical calculations Given a value i (i a natural number) for TOTDIG, estimation of the time walk and of its uncertainty can be calculated analytically provided that analytical expressions for the probability density function pQ,i(Q) (for the charge in the interval [f-1((i-1)TCK,TOT), f-1((i+1)TCK,TOT)]) the relationship between twalk and Q, twalk=g(Q) are known. In this case with This can be done for example in the case of a triangular shaping processor (calculations have been performed in this case and the results confirmed by Monte Carlo simulations)

Monte Carlo simulations In the case of an RC2CR shaping processor, an analytical expression for g(Q) is not available – Monte Carlo simulations are needed In the MC simulations 106 events generated for each of the possible digital words in the charge-to-TOT counts (A/D) conversion characteristic uniform or Moyal (Landau-like) distribution for the input charge triangular and RC2CR shaping functions TOT processing and standard A to D conversion with uniform and non uniform (compression type) distribution of the ADC levels also the case of peaking time measurement by means of a flash ADC (operated as a digital peak stretcher) has been considered Moyal distribution

Monte Carlo simulation: amplitude measurement resolution σTOT/TCK,TOT depends on the tp/Tck ratio (and not on tp) in the figures, Tck=TCK,TOT

Monte Carlo simulation: time walk estimation <twalk>/tp depends on the tp/Tck ratio (and not on tp)

Monte Carlo simulation: time walk uncertainty σwalk/TCK,TOT saturates between 0.24 and 0.25 for TOTDIG0 σwalk/TCK,TOT depends on the tp/TCK ratio (and not on tp)

Uncertainty in the estimation of t0 Based on MC simulation results, the uncertainty in t0 can be expressed as where the worst case value of σwalk, ~0.25 TCK,TOT for TOTDIG0, is assumed Layer tp [ns] tp/TCK,TOT fCK,TS [MHz] σwalk [ns] σt0 [ns] 25 3 30 2.1 9.8 1 100 8.3 12.7 2 200 16.7 19.2 4 500 41.7 42.8 5 1000 83.3 83.9 Actually σwalk gets smaller for larger values of TOTDIG, so better resolution in t0 could be obtained

A to D conversion As in the case of the TOT processor, uncertainty in the threshold crossing time is given by Time walk can be estimated based on the amplitude measurement Uniform and non uniform distributions of the ADC levels have been considered – variable quantization can be used to implement a compression type characteristic, like in the TOT case

Monte Carlo simulation: time walk estimation for large n, the first ADC levels may be below the threshold – would be even worse for the parabolic distribution case (ADC levels are denser towards lower values of the dynamic range) possible solution: the starting ADC level corresponds to the discriminator threshold like in this case (and in the figures in the following slides)

Monte Carlo simulation: time walk uncertainty parabolic ADC level distribution offers slightly worse performance in terms of time walk resolution

Monte Carlo simulation: amplitude measurement resolution ADC with parabolic level distribution has better behavior from the standpoint of amplitude measurement resolution, especially at smaller amplitudes (typical of a compression type characteristic)

TOT vs ADC (uniform level distribution) Amplitude measurement and time walk resolution

TOT vs ADC (parabolic level distribution) Amplitude measurement and time walk resolution