PCI based Control Board Development

Slides:

Advertisements

Similar presentations

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Advertisements

Programmable logic and FPGA

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Multiplexers, Decoders, and Programmable Logic Devices

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.

General FPGA Architecture Field Programmable Gate Array.

9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.

EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.

PLD (Programmable Logic Device) Wednesday, October 07, ARINDAM CHAKRABORTY LECTURER,DEPT. OF ECE INSTITUTE OF ENGINEERING & MANAGEMENT.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

CPLD (Complex Programmable Logic Device)

J. Christiansen, CERN - EP/MIC

0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.

CEC 220 Digital Circuit Design Programmable Logic Devices

Programmable Logic Devices. Principle of Operation: Example: X = A.B + A’.B’ requires that fuses f1 and f4 to be “blown”.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

DIGITAL 2 EKT 221 Date : Lecture : 2 hrs. Today’s Outline:  Multi-Level Combinational Logic  Lab1 – Overview (refer to Altera UP2 Manual)

Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.

Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.

Programmable Logic Devices

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.

This chapter in the book includes: Objectives Study Guide

Issues in FPGA Technologies

EET 1131 Unit 4 Programmable Logic Devices

ETE Digital Electronics

Digital Design Lecture 14

Sequential Programmable Devices

Summary Remaining Challenges The Future Messages to Take Home.

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

ECE354 Embedded Systems Introduction C Andras Moritz.

This chapter in the book includes: Objectives Study Guide

Multi-Media Room Bridge Adapter Design

DIGITAL 2 EKT 221 Date : Lecture : 2 hrs.

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

Programmable Logic Devices

ECE 4110–5110 Digital System Design

Sharif University of Technology Department of Computer Engineering

Dr. Clincy Professor of CS

This chapter in the book includes: Objectives Study Guide

EmbedDed Systems – MECT190

ELEN 468 Advanced Logic Design

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

EmbedDed Systems – MECT190

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Figure 3.1 Digital logic technologies.

Chapter 13 – Programmable Logic Device Architectures

Course Agenda DSP Design Flow.

FIGURE 7.1 Conventional and array logic diagrams for OR gate

Reconfigurable Hardware

حافظه و منطق قابل برنامه ریزی

حافظه و منطق قابل برنامه ریزی

Introduction to Programmable Logic Devices

Dr. Clincy Professor of CS

Digital Fundamentals Tenth Edition Floyd Chapter 11.

Programmable Logic- How do they do that?

"Computer Design" by Sunggu Lee

Exploring Application Specific Programmable Logic Devices

Programmable logic and FPGA

Presentation transcript:

PCI based Control Board Development RTLAB PCI based Control Board Development 경북대학교 실시간시스템연구실 이 명 진 2003-10-14 KNU RTLAB

RTLAB Development Method Design using FPGA (Field Programmable Gate Array) Design using PCI interface device and CPLD (Complex Programmable Logic Device) Design using PCI supporting specific device and CPLD 2003-10-14 KNU RTLAB

RTLAB 1. Design using FPGA Method Advantage Disadvantage - 10K Gate 이상 급의 FPGA 사용함 - FPGA내에서 PCI Target Interface 및 User Specific Logic 구현 - ex) Altera APEX Series.. Xilinx Spartan, Spartan II, etc.. - Price : $10 ~ $30 (with EEROM for FPGA) Advantage - Compact Hardware Design - Effective Maintenance Disadvantage - PCI Target Interface Implementation - Safety and Reliability Verification - FPGA ROM is needed 2003-10-14 KNU RTLAB

2. Design using PCI interface device and CPLD RTLAB 2. Design using PCI interface device and CPLD Method - General PCI Interface 칩 사용 (PLX Series, V3, AMCC5933, etc…) - FPGA보다 Logic Gate 수가 적은 EEPROM 기반의 CPLD 사용 - ex) Altera MAX3000/7000 Series, Xilinx 9500/9500XL/Cool Runner, Atmel ATF15xx Series, etc… - Price : $30 ~ $40 (with Serial-EEPROM) Advantage - Fast Hardware Design - Safety and Reliability - FPGA ROM is not needed Disadvantage - PCI Target Interface Chip is needed - PCI Configuration Serial-EEPROM is needed - Expensive than other methods 2003-10-14 KNU RTLAB

RTLAB 2.1 PLX9050 PLX Technology Co. (http://www2.plxtech.com) - PCI Target Interface Chip (cf. PCI9060 : PCI Bus Master/Target Chip) 2003-10-14 KNU RTLAB

RTLAB 2.2 V350(360)EPC V3 Semiconductor - PCI Bus Master/Target Chip 2003-10-14 KNU RTLAB

3. Design using PCI supporting specific device and CPLD RTLAB 3. Design using PCI supporting specific device and CPLD Method - User specific PCI supporting Device 사용 ex) Super IO, Fusion BT878 (GPIO 이용), etc… - FPGA보다 Logic Gate 수가 적은 EEPROM 기반의 CPLD 사용 - Price : $15 ~ $30 Advantage - Variable Function Supporting Hardware Design ex) Fusion BT878 : Analog Video/Audio to Digitalization Function 지원 - Safety and Reliability - FPGA ROM is not needed - PCI Target Interface Chip is not needed Disadvantage - Specialize to GPIO Port - More understanding about user specific PCI supporting device 2003-10-14 KNU RTLAB

RTLAB 3.1 Fusion BT878 (Conexant) Characteristics - PCI Rev. 2.2 Compliance (PCI Bus Master Mode 지원) - NTSC/PAL/SECAM video decoding - Audio decoding - 24 pin GPIO 2003-10-14 KNU RTLAB

Appendix. PC104 Plus Board Shape RTLAB Appendix. PC104 Plus Board Shape 2003-10-14 KNU RTLAB