ROACH3 Introduction Alec Rust SKA-SA alec@ska.ac.za 1 1.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

Flexible I/O in a Rigid World
Nios Multi Processor Ethernet Embedded Platform Final Presentation
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Sundance Multiprocessor Technology SMT702 + SMT712.
ESODAC Study for a new ESO Detector Array Controller.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Hardware Case that houses the computer Monitor Keyboard and Mouse Disk Drives – floppy disk, hard disk, CD Motherboard Power Supply (PSU) Speakers Ports.
Computer Hardware Mr. Richard Orr Technology Teacher Bednarcik Jr. High School.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
GBT Interface Card for a Linux Computer Carson Teale 1.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
Understanding Data Acquisition System for N- XYTER.
2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.
Smart Agent Installation Required Customer Connections 5 Core Power Cable To Laser Head 1.Power To Laser Head 2.Ethernet 10/100 Connector 3.Mains Input.
Motherboard Group 1 1.
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
TBD The Matrix Card Status and Plans Dr. John Jones Princeton University
COMPUTER COMPONENTS Ms Jennifer Computer Components.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
E. Hazen -- Upgrade Meetings1 AMC13 Project Development Status E. Hazen, S.X. Wu - Boston University.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.
M. Bellato INFN Padova and U. Marconi INFN Bologna
The Data Handling Hybrid
AMC13 Project Status E. Hazen - Boston University
Flexible I/O in a Rigid World
Novosibirsk, September, 2017
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
“FPGA shore station demonstrator for KM3NeT”
Environment Temperature Monitor
E. Hazen - Back-End Report
Computer Hardware.
- PANDA EMC Readout System
AMC13 Status Report AMC13 Update.
Production Firmware - status Components TOTFED - status
Components of Computer
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
DHH progress report Igor Konorov TUM, Physics Department, E18
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
GTK-TO readout interface status
The Train Builder Data Acquisition System for the European-XFEL
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
MicroTCA Common Platform For CMS Working Group
Electronics for Physicists
Front-end electronic system for large area photomultipliers readout
University of Illinois, at Urbana-Champaign
5 Gsps ADC Developement and Future Collaboration
Serial EEPROM (Atmel 24C-512)
Electronics for Physicists
A Look at Computer Parts
Command and Data Handling
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

ROACH3 Introduction Alec Rust SKA-SA alec@ska.ac.za 1 1

Technology: ROACH3 2 Designed for MeerKAT Suitable for SKA-1 F/X/B engines 28nm FPGA technology 40 Gbps and 100Gbps Ethernet 2

ROACH3 Block Diagram 3 3

FPGA Virtex 7 XC7VX690T-2-FFG1927 80 GTH Transceivers (11.3 Gb/s for 2C speed grade) 64 TX/RX pairs used for Mezzanine Sites 1 TX/RX pair for 1 Gigabit Ethernet 15 TX/RX pairs used for CPU/GPIO Mezzanine 4 4

Configuration Bootstrap Image (non-volatile memory) Programmed via JTAG Loaded at power-up Loads 1 GigE receiver and configuration memory controller FPGA image received via 1 GigE and written to configuration memory Configuration Memory Configuration < 1 second Life cycles > 1 000 000 Programmable via JTAG and Ethernet through the FPGA 5 5

Mezzanine Sites 4 Multi-purpose Mezzanine sites 16 TX & RX Transceivers per site Planned Cards 4 x 40 GbE QSFP+ Hybrid Memory Cube Possible Cards 12 x 10 GbE SFP+ 1 x 100 GbE CFP2 JESD204B Optical Interface 6 6

Mezzanine Sites 400 pin Meg-Array connector (FCI 84740-202LF) 7 7 16 RX GTH pairs to green blocks 16 TX GTH pairs to yellow blocks Remaining grey blocks optional 10 x 12V (60W), 20 x 5V (50W) VCC (ADJ) optional, Voltage request via 1W (EEPROM), Vsen+/- for voltage sag compensation, VCCm for voltage monitoring. SD allows mezzanine card to request VCC shutdown. Not connected in this design. CK1i : Differential clock sourced from motherboard CK1o: Differential clock sourced from mezzanine 1-wire EEPROM interface (1-W) used to identify card to motherboard. Hn: Presence detect (adds mezzanine to JTAG chain) SCL, SDA: I2C bus AD0-3: Address Tm: Temperature monitor Fn_E: Fault not-Enable JTAG 7 7

QSFP+ Mezzanine QSFP+ Mezzanine Card 4 Ports per Mezzanine 4 x 10.3125 GHz Lanes per Port 16 TX/RX Transceivers used Specified to work with 7m passive loopback cables at full speed on all 4 ports 8 8

HMC Mezzanine Hybrid Memory Cube Mezzanine 2 or 4 Link Cubes 16 TX/RX Transceivers running at 10 Gb/s 128 Gb/s Read/Write at 80% bandwidth utilization 2 and 4 GB modules 9 9

ADC Mezzanine Separate sampling and processing boards Move towards JESD204B serial data link standard Interesting part from TI ADC12J4000 - 12-Bit, 4.0 GSPS Volunteers to develop ADC / JESD204B interface Mezzanine card? 10 10

CPU/GPIO Mezzanine General purpose Mezzanine site Same connector as normal Mezzanine sites but male / female swapped to create unique card 15 RX & TX GTH pairs LVDS pairs to remainder (grey blocks) No plans to develop CPU Mezzanine by SKA-SA 11 11

Power Power scheme Power / Temperature Monitoring and Automatic safety shutdown for out of range conditions Soft power-up option – Simulates power button press when mains power is applied and shutdown functionality still works Hard power-up option – Board forced on when mains power is applied, all other power functionality overridden. Fan Speed control JTAG interface through USB using FTDI 12 12

Power External power supplied via a 1U ATX supply Xeal Power TC-1U20FX2 200W Power FPGA ~ 70W Hybrid Memory Cubes ~ 70W Mezzanine sites rated to 60W @ 12V & 50W @ 5V 13 13

Firmware Board Support Package Ethernet Cores (1 GigE & 40 GbE) Configuration Memory Controller Monitoring via 1 GigE I2C Monitoring of Temperature, Voltage and Current. Demonstrate safety shutdown. I2C Fan Monitoring and Control 14 14

High technology electronics company in Cape Town in operation for 27 years. Designs and manufactures high spec digital wideband radio receivers used for monitoring and direction finding of radio transmissions. Also works with select partners on Radar, Sonar and medical products. Strong culture of quality in the organisation. Low staff turnover. Prioritises giving superb service to a few select clients over growing their customer base Peralex and SKA engineers have worked well together on the digitiser housing

Schedule Currently working on delta concept design review Preliminary design review – Late 2014 2 Prototype ROACH3 LRUs – Early 2015 Critical design review – Early 2015 First production unit – Middle 2015 22 22

Acronyms! “ROACH3” is a departure from the ROACH format Need for new acronym? 23 23

Acronyms! TERMITE TE – Terabit (a bit of a stretch…) R – Reconfigurable M – Multi IT – Interface E – Electronics 24 24

Acronyms! TINAR T – This I – Is N – Not A – A R – ROACH 25 25

Acronyms! SKARAB SKA – Square Kilometer Array R – Reconfigurable A – Application B – Board 26 26

Acronyms! NAAI Masjien N – Novel / Networking A – Architecture for A – Astronomy I – Instrumentation 27 27

ROACH3 Thank you Questions and comments? 28 28