FF-LYNX (*): Fast and Flexible Electrical Links for Data Acquisition and Distribution of timing, trigger and control signals in future High Energy Physics.

Slides:



Advertisements
Similar presentations
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Advertisements

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
Towards a Detector Control System for the ATLAS Pixeldetector Susanne Kersten, University of Wuppertal Pixel2002, Carmel September 2002 Overview of the.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
The GBT A single link for Timing, Trigger, Slow Control and DAQ in experiments A. Marchioro CERN/PH-MIC.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
LHCb front-end electronics and its interface to the DAQ.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
Timing System R+D for the NLC Josef Frisch. NLC and PEPII Phase and Timing Requirements (approximate)
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Low Power GBT CMS Tracker Oriented Preliminary Design Specification A. Marchioro, P. Moreira Nov 2011.
Computer Networking A Top-Down Approach Featuring the Internet Introduction Jaypee Institute of Information Technology.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
14.4. Readout systems for innovative calorimeters
FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
M. Bellato INFN Padova and U. Marconi INFN Bologna
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
DAQ read out system Status Report
The Data Handling Hybrid
Error Correcting Codes for Serial links : an update
The Jülich Digital Readout System for PANDA Developments
FPGAs for next gen DAQ and Computing systems at CERN
Digital Receivers for Radio Astronomy
Prof. Dr.-Ing. Klaus Hofmann TU Darmstadt
Charge sensitive amplifier
FF-LYNX Overview FF-LYNX Interfaces FF-LYNX Protocol
CALICE DAQ Developments
PANDA collaboration meeting FEE session
Possible contribution of Pisa on pixel electronics R&D
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
DHH progress report Igor Konorov TUM, Physics Department, E18
Electronics, Trigger and DAQ for SuperB
Totem Readout using the SRS
CMS EMU TRIGGER ELECTRONICS
Upgrade of the ATLAS MDT Front-End Electronics
Test Slab Status CALICE ECAL test slab: what is it all about?
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Upgrading the Digital Component of the Bunch Current Monitors
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
The digital read-out for the CSC system of the TOTEM experiment at LHC
MAPS with advanced on-pixel processing
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
SVT detector electronics
Characteristics of Reconfigurable Hardware
The digital read-out for the CSC system of the TOTEM experiment at LHC
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
Manual Robotics ..
ARAMIS Is it an interesting event?
Computer Networking A Top-Down Approach Featuring the Internet
PID meeting Mechanical implementation Electronics architecture
SVT detector electronics
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

FF-LYNX (*): Fast and Flexible Electrical Links for Data Acquisition and Distribution of timing, trigger and control signals in future High Energy Physics Experiments (*) project funded by the INFN 5th Commission R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della Informazione (DII-EIT) - Università di Pisa

FF-LYNX: genesis & targets Future High Energy Physics (HEP) experiments: similar requirements on distribution of Timing, Trigger and Control (TTC) signals and Data Acquisition (DAQ): trigger latency, data-rates, flexibility w. r. t. working conditions and system architectures, robustness against effects of transmission errors and component failures, radiation hardness, power dissipation, … Targets Definition of a “standard” and “flexible” protocol for the integrated distribution of TTC signals and DAQ Development of functional simulators to validate the protocol and evaluate the overall system performance under different hypotheses on sensor geometry, detector architecture and working conditions (inputs from HEP communities) Implementation of the protocol in custom low power and radiation tolerant digital interfaces designed and produced in a commercial CMOS technology (≤130nm) Test and characterization (including irradiation tests) of the interface prototypes and development of a library of IP-Cores accessible to designers of ICs for the future experiments G.Magazzù - INFN Pisa

FF-LYNX: protocol key features Integrated distribution of TTC signals and DAQ : transmission of TTC and DAQ handled by the same protocol and the same hardware components! no more Trigger encoded with missing clock pulses! no more “slow control” protocols or “custom” fast control protocols! Robustness of critical data (triggers frame headers) w.r.t. transmission errors “General purpose” (i.e.: transparent w.r.t. data types) structure of data frames Transmission with fixed latency of “hit” data for trigger generation made possible by fixed length data frames Easy coupling of FF-LYNX interfaces with “host” ASIC cores (serial and parallel ports) Flexibility with respect to system architecture (e.g.: Point-To-Point, Ring) Supporting different (standard or custom) link technologies (e.g.: LVDS) Supporting different link speeds: 4xF, 8xF, 16xF (F = clock frequency in the FE electronics) in the Down-Link (toward the detector) in the Up-Link (from the detector) G.Magazzù - INFN Pisa