2006 HyperTransport ConsortiumDevelopers Conference  GDA Hypertransport Solution October 26th, 2006 2006 HyperTransport ConsortiumDevelopers Conference 

Slides:



Advertisements
Similar presentations
6-April 06 by Nathan Chien. PCI System Block Diagram.
Advertisements

© 2006 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Implementing IP Addressing Services Accessing the WAN – Chapter 7.
The AMD Athlon ™ Processor: Future Directions Fred Weber Vice President, Engineering Computation Products Group.
1 © 2006 Cisco Systems, Inc. All rights reserved. Session Number Presentation_ID Using the Cisco Technical Support & Documentation Website for Voice Issues.
Slide 1 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Addressing the Network – IPv4 Network Fundamentals – Chapter 6.
1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.
4.1 Chapter 4 Digital Transmission Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Input/Output Systems and Peripheral Devices (03-2)
PCIe 2.0 Base Specification Protocol And Software Overview
Mahesh Wagh Intel Corporation Member, PCIe Protocol Workgroup.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Bluetooth based home automation system N.Sriskanthan, F.Tan, K. Karande Microprocessors and Microsystems 26(2002) Presenter: Bui Phuong Nhung.
Windows Server 2008 Chapter 9 Last Update
May 17, USB2.0 Host Controller John S. Howard Staff Engineer Intel Architecture Labs Intel Corporation.
MikroTik Experience Overview - Wireless ISP Solutions
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
Active Search / Find a Distributor PTP / PTMP Wireless Backhaul Company Search for Distributors, System Integrators and Service Providers. One Business.
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 7 Distance Vector Routing Protocols.
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
NS Training Hardware.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
Cypress Roadmap: Trackpad Module
© Agilent Technologies Copyright 2000 H7211A+212, Rev. 2.0 Review of WAN Protocol Basics.
Pack-it Technology Highly versatile Internet connectivity solution for non-Internet enabled devices. Seamless interface with RS232, Ethernet, switches,
SpaceWire Plug-and-Play: A Roadmap Peter Mendham, Albert Ferrer Florit, Steve Parkes Space Technology Centre, University of Dundee 1.
Submission doc.: /1320r00 Bo, Sun (ZTE Corp), et al Slide 1 11aj 45GHz Link Budget for use cases discussion Date: Authors: Nov 2012.
1 Example Application Device Block Diagram.
May 16, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
A Snapshot on MPLS Reliability Features Ping Pan March, 2002.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Single and 32 Channel HDLC Controllers File Number Here ® LogiCORE Products.
NS Training Hardware. Print Engine Controller NS9775.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 7 Distance Vector Routing Protocols.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 7 Distance Vector Routing Protocols.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
3.2 Software Fundamentals. A protocol is a formal description of digital message formats and the rules for exchanging those messages in or between computing.
SkyWay Excel Product Line Introduction Version 1.1 – 12/01/08.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.
A Survey on Interlaken Protocol for Network Applications Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
Interconnection network network interface and a case study.
Chapter 4 Digital Transmission. 4.2 Summary Line Coding Line Coding Schemes Block Coding Scrambling Signal Element versus data element Multilevel : 2b1Q.
HyperTransport™ Technology. INTRODUCTION WHAT IS HYPER TRANSPORT TECHNOLOGY? WHAT IS HYPER TRANSPORT TECHNOLOGY? CAUSES LEADING TO DEVELOPMENT OF HYPER.
VCL-SE IEEE-1588v2 PTP Protected Synchronous Packet-Optical Transport Interface Presentation.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
DIRECT MEMORY ACCESS and Computer Buses
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Neeraj Jain Cavisson System Inc
ISDN Dial-on-Demand Routing using Dialer Profiles.
HyperTransport™ Technology I/O Link
Each I/O pin may be configured as either input or output.
IEEE 802.1AS REV D5.0 Review Comments
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Group Manager – PXI™/VXI Software
2018 Huawei H Real Questions Killtest
Standards-based Multi-Host NIC Management
Introduction to Microprocessors and Microcontrollers
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Submission Title: [Harmonizing-TG3a-PHY-Proposals-for-CSM]
Fair Quiet for DFS Date: Authors: February 2008
Network-on-Chip Programmable Platform in Versal™ ACAP Architecture
What’s New In WatchGuard Wi-Fi Cloud v8.6
Presentation transcript:

2006 HyperTransport ConsortiumDevelopers Conference  GDA Hypertransport Solution October 26th, 2006 2006 HyperTransport ConsortiumDevelopers Conference  Please read additional information in this space - Pavan Alle

Agenda • GDA overview • IP Portfolio and Services Overview • GDA Hypertransport 1.03 IP Offering • GDA HT3.0 IP Roadmap • GDA HT3.0 IP Offering • Summary www.gdatech.com

GDA: Company Background Over 10-years of Sustained Growth One of the fastest growing privatecompanies in US – Made into INC500 in2002 31st Rank in 50 Fastest Growing Valley Private Companies in 2006 Profitable every year 350 Employees; 95% Engineers www.gdatech.com

GDA Customers (Partial List) www.gdatech.com

Packaged IP Portfolio www.gdatech.com

IP Enabled Services www.gdatech.com

www.gdatech.com

Silicon Proven IP www.gdatech.com

Complete HT1.03 IP Family www.gdatech.com

GDA HT1.03 Cave Features www.gdatech.com Compliant with HyperTransportÔ I/O Link Specification, Version 1.03 Can be hardware configured for 16-bit or 8-bit link interface Supports software programmable link widths of 16, 8, 4, or 2 bits. Supports 800, 600, 500, 400, or 200 MHz link frequency Maximum aggregate bandwidth of 51.2 Gigabits/s Hardware configurable buffer size for each channel Hardware configurable reset type Supports Asynchronous clocking mode Supports interrupt Optional transaction interface provides target and initiator interfaces Optional packet interface for network applications 200 MHz, 128/64 -bit internal data path www.gdatech.com

GDA HT1.03 Tunnel Features www.gdatech.com Compliant with Link Specification, Version 1.03 Either link can be hardware configured for 16-bit or 8-bit link interface Either link supports software programmable link widths of 16, 8, 4, or 2 bits. Either link can be configured as upstream Either link supports 800, 600, 500, 400, or 200 MHz link frequency Maximum aggregate bandwidth of 51.2 Gigabits/s on each link Supports independent link width and frequency for each link Hardware configurable buffer size for each channel Hardware configurable reset type Supports Asynchronous clocking mode Optional transaction interface provides target and initiator interfaces Supports interrupts on transaction interface Optional packet interface for network applications 200 MHz, 128/64 -bit internal data path www.gdatech.com

GDA HT1.03 Host Features www.gdatech.com Compliant with HyperTransportÔ I/O LinkSpecification, Versio n 1.03 Can be hardware configured for 16-bit or 8-bitlink interface Supports software programmable link widthsof 16, 8, 4 or 2 bits Supports 800, 600, 500, 400, or 200 MHz linkfrequency Maximum aggregate bandwidth of 51.2Gigabits/s Hardware configurable buffer size for eachchannel Hardware configurable reset type Supports Asynchronous clocking mode Supports double-hosted chain Supports peer-to-peer transactions Supports interrupt Optional transaction interface provides targetand initiator interfaces Optional packet interface for networkapplications 200 MHz, 128/64 -bit internal data path www.gdatech.com

GDA HT1.03 Bridge Features www.gdatech.com Compliant with HyperTransportÔ I/O LinkSpeacification, Version 1.03 • Bridges one primary link and one secondarylink • Either link can be hardware configured for 16-bit or 8-bit link interface • Either link supports software programmablelink widths of 16, 8, 4, or 2 bits. • Either links supports 800, 600, 500, 400, or 200MHz link frequency • Maximum aggregate bandwidth of  51.2Gigabits/s on each link • Hardware configurable buffer size for eachchannel • Hardware configurable reset type • Supports Asynchronous clocking mode • Supports independent link width andfrequency for each link • Supports peer-to-peer transactions • Supports interrupt • Optional transaction interface provides targetand initiator interfaces • Optional packet interface for networkapplications • 200 MHz, 128/64 -bit internal data path www.gdatech.com

HT1.03 PHY Interoperability www.gdatech.com

HT1.03 Compliancy Program www.gdatech.com

GDA HyperTransport Roadmap www.gdatech.com

Complete HT3.0 IP Family www.gdatech.com

GDA HT3.0 Cave Features www.gdatech.com • Compliant with HyperTransportÔ I/O LinkSpecification, Version 3.0a • Can be hardware configured for 16-bit or 8-bit link interface • Supports software programmable linkwidths of 16, 8, 4, or 2 bits. • Supports 1000/800/600/500/400/300/200MHzGen1 link frequency • Supports 2.6/2.4/2.2/2.0/1.8/1.6/1.4/1.2GHzGen3 link frequency • Maximum Aggregate Bandwidth of20.8GBytes/sec • Supports 64bit or 128bit internal data path • Supports Gen3 Link Protocol andInitialization • Supports DC and AC coupling • Supports PHY with DB4 or DB8 mode • Supports PHY data width of 8/10/16/20 bit • Supports Data Scrambling and De-Scrambling • Supports 8b/10b Encoding and Decoding • Supports Synchronous and Asynchronousclocking mode • Supports Gen3 Retry Mechanism • Supports Link disconnect protocol www.gdatech.com

GDA HT3.0 Tunnel Features www.gdatech.com Compliant with HyperTransportÔ I/O LinkSpecification, Version 3.0a Can be hardware configured for 16-bit or 8-bit link interface Supports software programmable linkwidths of 16, 8, 4, or 2 bits. Supports 1000/800/600/500/400/300/200MHzGen1 link frequency Supports 2.6/2.4/2.2/2.0/1.8/1.6/1.4/1.2GHzGen3 link frequency Maximum Aggregate Bandwidth of20.8GBytes/sec per Link Supports 64bit or 128bit internal data path Supports Gen3 Link Protocol andInitialization Supports DC and AC coupling Supports PHY with DB4 or DB8 mode Supports PHY data width of 8/10/16/20 bit Supports Data Scrambling and De-Scrambling Supports 8b/10b Encoding and Decoding Supports Synchronous and Asynchronousclocking mode Supports Gen3 Retry Mechanism Supports Link disconnect protocol www.gdatech.com

GDA HT3.0 Host Features www.gdatech.com Compliant with HyperTransportÔ I/O LinkSpecification, Version 3.0a Can be hardware configured for 16-bit or 8-bitlink interface Supports software programmable link widths of16, 8, 4, or 2 bits. Supports 1000/800/600/500/400/300/200MHzGen1 link frequency Supports 2.6/2.4/2.2/2.0/1.8/1.6/1.4/1.2GHz Gen3link frequency Maximum Aggregate Bandwidth of20.8GBytes/sec Supports 64bit or 128bit internal data path Supports double-hosted chain Supports peer-to-peer transactions Supports Gen3 Link Protocol and Initialization Supports DC and AC coupling Supports PHY with DB4 or DB8 mode Supports PHY data width of 8/10/16/20 bit Supports Data Scrambling and De-Scrambling Supports 8b/10b Encoding and Decoding Supports Synchronous and Asynchronousclocking mode Supports Gen3 Retry Mechanism Supports Link disconnect protocol www.gdatech.com