Solid State Recorder Liu Dahai CSSAR.

Slides:



Advertisements
Similar presentations
Computer-System Structures Er.Harsimran Singh
Advertisements

INPUT-OUTPUT ORGANIZATION
Computer System Organization Computer-system operation – One or more CPUs, device controllers connect through common bus providing access to shared memory.
1 (Review of Prerequisite Material). Processes are an abstraction of the operation of computers. So, to understand operating systems, one must have a.
CS4315A. Berrached:CMS:UHD1 Operating Systems and Computer Organization Chapter 4.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.
DIRECT MEMORY ACCESS CS 147 Thursday July 5,2001 SEEMA RAI.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.
Computer Organization and Assembly language
Input/Output and Communication
INPUT-OUTPUT ORGANIZATION
Yongho Kim Aug 2, : My Job TLM_ReceiverRS decoderGSEOS Nothing.. Interface - Serial line - TCP/IP connection with MPS Functions - CCSDS frame,
1 Semester 2 Module 2 Introduction to Routers Yuda college of business James Chen
What are Exception and Interrupts? MIPS terminology Exception: any unexpected change in the internal control flow – Invoking an operating system service.
Input / Output CS 537 – Introduction to Operating Systems.
1 Chapter 2 ROUTER FUNDAMENTALS By: Tassos Tassou.
Operating Systems  By the end of this session, you will know: What an Operating System is. The functions it performs.
OPERATING SYSTEM OVERVIEW. Contents Basic hardware elements.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
Device Drivers CPU I/O Interface Device Driver DEVICECONTROL OPERATIONSDATA TRANSFER OPERATIONS Disk Seek to Sector, Track, Cyl. Seek Home Position.
Interrupt driven I/O. MIPS RISC Exception Mechanism The processor operates in The processor operates in user mode user mode kernel mode kernel mode Access.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
CE Operating Systems Lecture 2 Low level hardware support for operating systems.
Computer operation is of how the different parts of a computer system work together to perform a task.
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
CS4315A. Berrached:CMS:UHD1 Operating Systems and Computer Organization Chapter 4.
Transferring Data – Primary Memory to Secondary Storage F451 - AS Computing.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Direct Memory Access (DMA) Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram. A Presentation On.
Review ATA - IDE Project name : ATA – IDE Training Engineer : Minh Nguyen.
Computer System Structures
OPERATING SYSTEM CONCEPT AND PRACTISE
Seminar On 8085 microprocessor
Chapter 2: Computer-System Structures(Hardware)
Chapter 2: Computer-System Structures
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Starter: Stored Program Concept (von Neumann Architecture)
Input/Output and Communication
… General Decoder for a Linear Block Code … …
Operating Systems (CS 340 D)
Direct Memory address and 8237 dma controller LECTURE 6
Input/Output.
CHAPTER 4 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
CS 286 Computer Organization and Architecture
8085 microprocessor.
Overview Peripheral Devices Input-Output Interface
Computer Architecture
Siemens Step 7 Project with Controllere in 7 Steps: Step 1
Number Representations and Basic Processor Architecture
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
COMS 161 Introduction to Computing
Computer Architecture
Computer-System Architecture
Module 2: Computer-System Structures
MARIE: An Introduction to a Simple Computer
Components of a CPU AS Computing - F451.
Module 2: Computer-System Structures
Chapter 2: Computer-System Structures
Chapter 2: Computer-System Structures
Module 2: Computer-System Structures
Module 2: Computer-System Structures
Jazan University, Jazan KSA
Chapter 13: I/O Systems.
Presentation transcript:

Solid State Recorder Liu Dahai CSSAR

Abstraction SSR is a storage device of payload system. BC and PLRT transfer data packets to SSR via 1553B bus. When satellite flies over receive station the data packets saved in SSR are sent to HRM and then to downlink. SSR short for Solid State Recorder BC short for Bus Controller PLRT short for Payload Remote Terminal HRM short for High Rate Multiplexer CSSAR

EM’s Parameter CSSAR

SSR’s Struction CSSAR A prime recorder and a cold redundant recorder Prime Memory Prime CPU I/O Redundant CPU Redundant Memory CSSAR

Capacity and Organization Capacity: 2,147,483,648 bits The total output time is 35.84 hours at the rate of 16 Kbps. Organization : 65536 pages x 4096 bytes. CSSAR

Record CSSAR SSR receive data packets from 1553B bus. One packet contains 512 bytes and one page consists of 8 packets. When the SSR is full, new data will be placed on the first page and replace old data. Data for a given instrument will be added to SSR only when the instrument is active. Packet 508 bytes 4 bytes Information Symbols RS Check Symbols CSSAR

Record When writing the first packet of one page, SSR will take the current time as a time mark of the page. Time 0 Page 0 Time 1 Page 1 Time 65534 Page 65534 Time 65535 Page 65535 CSSAR

Output During flying over receive station, SSR output recorded data after receiving request signal from HRM. SSR stop outputting if no request signal is received. If receiving request signal once more SSR continues outputting data. After outputting the data stored in the last page SSR will output the data in the first page. CSSAR

Memory Load Command CSSAR The memory load command can be used to select start location to be output. If there is no memory load command given, that is the default mode, SSR will output from the location at which last output stopped. CSSAR

Memory Load Command CSSAR Execute Time Output Loacation event An event tell SSR to set the start output location to “Output Location” at the “Execute Time”. The precision of Execute Time is second. The “Output Location” is a time value at which the data was record. It’s precision is second. One memory load command can include 7 events at the most. CSSAR

Data Protection CSSAR RS(256,252 ) is used to correct errors. Hardware completes RS encoding when SSR recording; Software repeats decoding to correct error which appeared in data saved in SSR. Examine the Validity of storage unit. A page is set as invalid page and will be bypassed if more than 32-word units are invalid in the page. CSSAR

House keeping CSSAR Include the information of SSR, such as: page being written; page being read; how many memory load commands are received and executed; how many pages are invalid; …... CSSAR

Thank you ! CSSAR