General Purpose I/O.

Slides:



Advertisements
Similar presentations
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Advertisements

MC68HC11 System Overview. System block diagram (A8 version)
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Parallel I/O. Introduction oThis section focuses on performing parallel input and output operations on the 68HC11 o3 operation types oSimple, blind data.
68HC11 Parallel I/O Chapter 7.
ELEC 330 Digital Systems Engineering Dr. Ron Hayne
8255 I/O. Overview 68HC11 pulse accumulator example: The Egg-O-Matic More about the Intel 8255A Overview of the Motorola 68HC24.
Introduction of Holtek HT-46 series MCU
68HC11 Polling and Interrupts
Programming the ATmega16
ECE200 – Computer Organization Chapter 8 – Interfacing Processors and Peripherals.
Micro-controller or embedded controller
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
EET 2261 Unit 7 I/O Pins and Ports
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Input/Output mechanisms
Basic I/O Interface A Course in Microprocessor
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Lecture 2 Silicon Labs C8051F020 System Overview.
Internal Input/Output Devices (I/O Subsystems)
Programmable Peripheral Interface Parallel port Interface 8255
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Parallel I/O. Introduction This section focuses on performing parallel input and output operations on the 68HC11 3 operation types – Simple, blind data.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Features of the PIC18 microcontroller - 8-bit CPU - 2 MB program memory space (internal 32KB to 128KB) bytes to 1KB of data EEPROM - Up to 4096 bytes.
ECE 371 Microprocessor Interfacing
1 Bringing it all together: Exploring the EVB Today: First Hour: Bringing it all together by exploring the EVB –Section of Huang’s Textbook.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Timers Presented by: Griffin Reid Rohit Vardhan Freddie Wilson Date: October 25, 2005.
8255:Programmable Peripheral Interface
1 Bringing it all together: Exploring the EVB Today: First Hour: Bringing it all together by exploring the EVB –Section of Huang’s Textbook.
AVR Architecture Prepared By: Avdhesh Soni ( ) Sarthak Patel ( ) Akshay Parekh ( ) Fenil Sachla ( ) Guided.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ read/write and clock inputs Sequence of control signal combinations.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني The 8085 Microprocessor Architecture.
8255 Programmable Peripheral Interface
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255: Programmable Peripheral Interface (PPI)
COURSE OUTCOMES OF Microprocessor and programming
Fundamentals of Computer Engineering
8051 Pin - out PORT 0 PORT 1 PORT 2 PORT 3.
Input/Output Ports and Interfacing
Place your image on top of this gray box. If no graphic is
9S12C Multiplexed Bus Expansion
UNIT – Microcontroller.
Refer to Chapter 10 in the reference book
Diagram of microprocessor interface with IO devices
ECE 3430 – Intro to Microcomputer Systems
IPCOWALA INSTITUTE OF ENGINEERING & TECHNOLOGY-DHARMAJ
COMP2121: Microprocessors and Interfacing
Hardware Source: ttp:// under
Dr. Rabie A. Ramadan Al-Azhar University Lecture 5
The 8255 Programmable Peripheral Interface
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
ECET 330 Innovative Education--snaptutorial.com
Introduction to Microprocessors and Microcontrollers
Number Representations and Basic Processor Architecture
I/O Interfacing CSE 2312 Maher Al-Khaiyat.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Parallel communication interface 8255
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
8255 – PROGRAMMABLE PARALLEL
Programmable Peripheral Interface
8051 Micro Controller.
Place your image on top of this gray box. If no graphic is
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
The Programmable Peripheral Interface (8255A)
Presentation transcript:

General Purpose I/O

PORTS Ports provide an interface between the processor and the outside world and support variety of I/O functions.

68HC11 Ports PORT A PORT B PORT C PORT D PORT E

68HC11 Microcontroller

PORT B in single-chip mode General purpose output port (8 pins) Data is output to port B via port B register (PORTB) PORTB is located in the 64-byte register block PORTB address is $1004 (THRSIM simulation) or $04 (68HC11 MCU)

Programming Port B Write a program to make port B high ORG $0200 LDAA #$FF STAA $1004 Write a program to make PB0-PB2 high and the rest low LDAA #%00000111

Port B in Expanded Mode Port B pins are used as the upper byte of the 16-bit external address bus (ADDR8-ADDR15)

Port C In Single-Chip mode 8 bit general purpose bidirectional port It consist of an 8-bit data register (PORTC). $1003 or $03. It consist of an 8-bit data direction register (DDRC). $1007 or $07.

DDRC Each bit in the DDRC controls the direction of the corresponding bit in the port c register Ex. Make port C input, read data from port C and store it in $0400. ORG $0200 CLR $1007 ; Port c input LDAA $1003 ; read input STAA $0400

More examples Ex. Make port C output, make all output high. ORG $0200 LDAA #$FF STAA $1007 STAA $1003

Port C in Expanded mode Port C pins are used as the lower byte of the 16-bit external address bus (ADDR0-ADDR7) and external data bus (D0-D7)

Bit level operation instructions BSET BCLR BITA BITB BRSET BRCLR

PORT A 8-BIT general purpose I/O port. PA4-PA6 are outputs or output compare pins. PA0-PA2 are inputs or input-edge-detected pins. PA3 & PA7 are programmable I/O. These two lines are controlled by two data direction control bits. PACTL ($1026 or $26) Port A data register allows data to flow in and out of the port. ($1000 or$00) Bit 6 in PACTL register is used to switch port A function from general purpose I/O to input capture and output compare operation. PAEN = 0 GPIO, PAEN = 1 input capture/output compare

Port D 8-bit I/O port. PD0 –PD5 are programmable I/O. DDRD ($1009 or $09) controls the direction of the I/O. Port D data register ($1008 or $08). PD0 and PD1 are used for serial transmission. PD6 and PD7 are used in Multiplexed mode for AS and RW signals.