CS161 – Design and Architecture of Computer Systems

Slides:



Advertisements
Similar presentations
ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.
Advertisements

1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
1 ECE369 ECE369 Chapter 2. 2 ECE369 Instruction Set Architecture A very important abstraction –interface between hardware and low-level software –standardizes.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 5 MIPS ISA & Assembly Language Programming.
ELEN 468 Advanced Logic Design
Chapter 2 Instructions: Language of the Computer
Chapter 2.
Computer Architecture Lecture 2: Fundamental Concepts and ISA Prof. Onur Mutlu Carnegie Mellon University Spring 2013, 1/16/2013.
Instructions Set Bo Cheng Instruction Set Design An Instruction Set provides a functional description of a processor. It is the visible.
MIPS Architecture CPSC 321 Computer Architecture Andreas Klappenecker.
1 Lecture 2: MIPS Instruction Set Today’s topic:  MIPS instructions Reminder: sign up for the mailing list cs3810 Reminder: set up your CADE accounts.
Shift Instructions (1/4)
ECE 4436ECE 5367 ISA I. ECE 4436ECE 5367 CPU = Seconds= Instructions x Cycles x Seconds Time Program Program Instruction Cycle CPU = Seconds= Instructions.
1 Instruction Set Architecture (ISA) Alexander Titov 10/20/2012.
Computer Architecture Lecture 2: Fundamental Concepts and ISA
Chapter 2 Instructions: Language of the Computer Part I.
Computer Architecture CSE 3322 Lecture 2 NO CLASS MON Sept 1 Course WEB SITE crystal.uta.edu/~jpatters.
CDA 3101 Fall 2013 Introduction to Computer Organization
Computer Architecture (CS 207 D) Instruction Set Architecture ISA.
Computer Organization & Programming Chapter 6 Single Datapath CPU Architecture.
Lecture 11: 10/1/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
CHAPTER 6 Instruction Set Architecture 12/7/
Csci 136 Computer Architecture II – Summary of MIPS ISA Xiuzhen Cheng
Computer Organization Rabie A. Ramadan Lecture 3.
EE472 – Spring 2007P. Chiang, with Slide Help from C. Kozyrakis (Stanford) ECE472 Computer Architecture Lecture #3—Oct. 2, 2007 Patrick Chiang TA: Kang-Min.
EET 4250 Instruction Representation & Formats Acknowledgements: Some slides and lecture notes for this course adapted from Prof. Mary Jane Penn.
Chapter 2 — Instructions: Language of the Computer — 1 Memory Operands Main memory used for composite data – Arrays, structures, dynamic data To apply.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 7, 8 Instruction Set Architecture.
CHAPTER 2 Instruction Set Architecture 3/21/
15-740/ Computer Architecture Lecture 2: ISA, Tradeoffs, Performance Prof. Onur Mutlu Carnegie Mellon University.
Computer Architecture & Operations I
Computer Architecture & Operations I
Computer Architecture Lecture 2: Fundamental Concepts and ISA
15-740/ Computer Architecture Lecture 3: Performance
A Closer Look at Instruction Set Architectures
COMPUTER ARCHITECTURE & OPERATIONS I
15-740/ Computer Architecture Lecture 4: ISA Tradeoffs
Instruction Set Architecture
Morgan Kaufmann Publishers
COMP541 Datapaths I Montek Singh Mar 28, 2012.
ELEN 468 Advanced Logic Design
Samira Khan University of Virginia Sep 4, 2017
Processor Architecture: Introduction to RISC Datapath (MIPS and Nios II) CSCE 230.
The University of Adelaide, School of Computer Science
CDA 3101 Spring 2016 Introduction to Computer Organization
Processor (I).
Prof. Onur Mutlu Carnegie Mellon University Spring 2014, 1/14/2013
Computer Architecture (CS 207 D) Instruction Set Architecture ISA
Computer Architecture & Operations I
MIPS Assembly.
Super Quick Architecture Review
CS170 Computer Organization and Architecture I
CSCI206 - Computer Organization & Programming
Instructions - Type and Format
Lecture 4: MIPS Instruction Set
Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*
MIPS Instruction Encoding
The University of Adelaide, School of Computer Science
MIPS Instruction Encoding
Guest Lecturer TA: Shreyas Chand
September 17 Test 1 pre(re)view Fang-Yi will demonstrate Spim
COMP541 Datapaths I Montek Singh Mar 18, 2010.
COMS 361 Computer Organization
Introduction to Microprocessor Programming
COMS 361 Computer Organization
What is Computer Architecture?
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
CPU Structure CPU must:
Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*
Instruction Set Architecture
Presentation transcript:

CS161 – Design and Architecture of Computer Systems ISA Overview

ISA vs. Microarchitecture Agreed upon interface between software and hardware SW/compiler assumes, HW promises What the software writer needs to know to write and debug system/user programs Microarchitecture Specific implementation of an ISA Not visible to the software Microprocessor ISA, uarch, circuits “Architecture” = ISA + microarchitecture Problem Algorithm Program ISA Microarchitecture Circuits Electrons ISA is the interface between hardware and software… It is a contract that the hardware promises to satisfy.

ISA Instructions Memory I/O: memory-mapped vs. instr. Opcodes, Addressing Modes, Data Types Instruction Types and Formats Registers, Condition Codes Memory Address space, Addressability, Alignment Virtual memory management I/O: memory-mapped vs. instr.

Microarchitecture Implementation of the ISA under specific design constraints and goals Anything done in hardware without exposure to software Pipelining In-order versus out-of-order instruction execution Memory access scheduling policy Superscalar processing (multiple instruction issue?) Caching? Levels, size, associativity, replacement policy Prefetching?

Property of ISA vs. Uarch? ADD instruction’s opcode Number of general purpose registers Number of ports to the register file Number of cycles to execute the MUL instruction Remember Microarchitecture: Implementation of the ISA under specific design constraints and goals

Design Point A set of design considerations and their importance leads to tradeoffs in both ISA and uarch Considerations Cost Performance Maximum power consumption Energy consumption (battery life) Reliability and Correctness Design point determined by the “Problem” space (application space), the intended users/market Problem Algorithm Program ISA Microarchitecture Circuits Electrons

MIPS ISA

MIPS arithmetic All instructions have 3 operands Operand order is fixed (destination first) Example: C code: a = b + c MIPS ‘code’: add a, b, c “The natural number of operands for an operation like addition is three…requiring every instruction to have exactly three operands, no more and no less, conforms to the philosophy of keeping the hardware simple”

MIPS arithmetic Design Principle: simplicity favors regularity. Of course this complicates some things... C code: a = b + c + d; MIPS code: add a, b, c add a, a, d Operands must be registers, only 32 registers provided Each register contains 32 bits Design Principle: smaller is faster. Why?

MIPS Instructions Format R-type 6-bit rs 5-bit rt rd shamt funct opcode 6-bit rs 5-bit rt immediate 16-bit I-type opcode 6-bit immediate 26-bit J-type