APV Readout Controllers DAQ

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Understanding Data Acquisition System for N- XYTER.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
Florida Institute of Technology, Melbourne, FL
ASIC Activities for the PANDA GSI Peter Wieczorek.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
KIM-1Presentation Cass Lewart © KIM-1– Beginnings of Home Computing Age A 1976 development board for the 6502 microprocessor (cost - around $250)
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Barcelona Group Clermont Ferrand 11/12/2003 FunctionsFunctions Boards location and distributionBoards location and distribution CB block diagram CB block.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
CALICE ECAL meeting VFE ASIC Next & next to next version 17 Janvier 2006, LAL Orsay.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Configuration and local monitoring
Rainer Stamen, Norman Gee
DAQ ACQUISITION FOR THE dE/dX DETECTOR
The Data Handling Hybrid
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
PROGRAMMABLE LOGIC CONTROLLERS SINGLE CHIP COMPUTER
The 8085 Microprocessor Architecture
Kenneth Johns University of Arizona
LHC1 & COOP September 1995 Report
SPring-8 FADC Module Compiled by Wen-Chen Chang Updated: 07/12/2002.
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
PyBAR Firmware Structure and Operation Experience
Commissioning the SIS3316 Digitizer
Iwaki System Readout Board User’s Guide
AFE II Status First board under test!!.
CMS EMU TRIGGER ELECTRONICS
Front-end digital Status
Introduction to Microprocessors and Microcontrollers
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
Example of DAQ Trigger issues for the SoLID experiment
University of California Los Angeles
TPC electronics Atsushi Taketani
BESIII EMC electronics
Computer Organization
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
8051 Micro Controller.
Read Out and Data Transmission Working Group
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
PHENIX forward trigger review
Presentation transcript:

APV Readout Controllers DAQ by Mikko Nykänen

Topic I try explain mainpoints of reading APV25-S1 chip in DAQ At begining I tell whole structure of DAQ, parts, main purpose and functions But main topic is APV chip and how we can adjust the timing in DAQ In APV we go through components, how much time is spend and what we can change in registers We also go throught little how we can change APV settings, mainly how mode affects to DAQ

ARCS Parts Control computer, with ISA Bus + PCMIO interface ARC Board Power +5V(1.5A) / -5V(0.15A) 2 x FE Adapters 2 x APV25-S1 chips Cables 50 pin, 2x20pin, and 2 APV and power cables

ARC Board Rate 20/40MHz 6 Channels Resolution 8bit Memory 8K x 8bit per channel External (NIM) or Internal trigger (software) Internal clock 40MHz or External up to 40MHz Expansion port Clock, trigger, synchronised trigger and APV trigger

Hybrid I/O 6 differential voltage -> 6 APVs in one port 50 Ohms resistance 3 Standard Buffered I2C 2 LVDS clock and 2 LVDS trigger lines Dimensions 19” crate or Double Euro Format

ARC – Block diagram Trigger&Clock Group 1&2 Local crystal oscillator, software/external trigger -> synchronised to system clock Trigger is distributed via link or missing clock pulses Group 1&2 2 groups of 3x8bit FADC For correct sample timing ->tune FADC clock 0-10x1.7ns Data is stored in 8Kbyte RAM in each channel Data lenght

Slow control LV control 2xI2C controller Hydrids powered by FE boards On/off switch if nessacery Hybrid currents are monitored by third I2C control

Address By using address via PCMIO you can read or write data in board or in APV Next colum tells what you can see in address Status register Write DAC/ Read RAM Write memory/soft trigger Write APV trigger data Slow control ADC clock delay Write stop address Write RAM data

Software ARC use LabView program Userfriedly program and easy to use But to main point in this prensentation DAQ For timing is the ADC clocks value important In APV register you can also change timing by changing latency But most important thing in DAQ is what is the mode in APV

APV25 Register In program you can change preamplifier, sharperer, bias current and few other values Latency is one of the value here E.g if you put latency to 132 you get 3.3us delay Mode Defines how APV behaves alltogether

Mode selection Basically you put value to mode and you are happy, not quite Mode number is based on 6bit number and when you select in table what you want to APV to do we calculate the numerical value

Mode register This picture is from APV user guide 2.2 So you select how the measurements are done and then put the to mode

APV25-S1 Analogue pipeline ASIC Idea is to process data prior to sending it APV chip has following parts: preamplifier, sharper, 192 column analogue memory(buffer) When APV collects data to buffer it can keep history of earlier events. In one channel there is data for last 4us period in pipeline. (25ns x192) Sharper and preamplifier use 50ns

Main point in APV is the buffer Main point in APV is the buffer. Data in there does not over write we make flag that is ready -> timing should be easy APV is ready to take data around every 5-6us This makes the chip dead-timeless, so even fast it can collect events quite efficient

Timing In software you can change two values. 1. is the latency in APV register(chip) 2. is the ADC clock, is used to fine tuning DAQ You should keep mind that when the trigger signal comes the DAQ starts after 70/35 clock pulse around 1.6-0.8us System clock 40MHz -> 25ns Delays from cables is not taken account

Times ADC clock 0-17ns APV register: Latency You can change this on fly and you can seek best position to collect data from screen Can be changed by moving the lever in ARCS software APV register: Latency Here you cant go over value 160 in settings Input value in APV register, latency Value 0 to reasonable 132, 0-3.3us delay

Few words We went through main points Soon I do better one presentation/ document and there I include more exact data and calculations Final goal is to make manual, how to build this system and how to use it. What tests does How settings affect to results But programs manual does this also so have to think different approach->to maybe find a way optimace latencys and delays Give working test setup and good manuam with it