I/O Memory Interface Topics:

Slides:



Advertisements
Similar presentations
I/O Organization popo.
Advertisements

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
Direct Memory Access Introduction to 8237
I/O Unit.
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 13 Direct Memory Access (DMA)
Input/Output and Communication
Unit-5 CO-MPI autonomous
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Computer Architecture Lecture 08 Fasih ur Rehman.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
MICROPROCESSOR INPUT/OUTPUT
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
DMA Versus Polling or Interrupt Driven I/O
I/O Interfacing A lot of handshaking is required between the CPU and most I/O devices. All I/O devices operate asynchronously with respect to the CPU.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Input-Output Organization
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Modes of transfer in computer
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Lecture Overview Shift Register Buffering Direct Memory Access.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Computer Organization
DIRECT MEMORY ACCESS and Computer Buses
Types of format of data transfer
ASYNCHRONOUS DATA TRANSFER
Direct memory access Direct memory access (DMA) is a process in which an external device takes over the control of system bus from the CPU. DMA is for.
Department of Computer Science and Engineering
Chapter 6 Input/Output Organization
COURSE OUTCOMES OF Microprocessor and programming
Everybody.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
16.317: Microprocessor System Design I
Input/Output and Communication
UNIT – Microcontroller.
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
Direct Memory address and 8237 dma controller LECTURE 6
Diagram of microprocessor interface with IO devices
Serial I/O and Data Communication.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Dr. Michael Nasief Lecture 2
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
8086/8088 Hardware Specifications
8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Computer Architecture
BIC 10503: COMPUTER ARCHITECTURE
Serial Communication Interface: Using 8251
8085 Microprocessor Architecture
Overview of Computer Architecture and Organization
X1 & X2 These are also called Crystal Input Pins.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Created by Vivi Sahfitri
Overview of Computer Architecture and Organization
UNIT-III Pin Diagram Of 8086
8085 Microprocessor Architecture
Jazan University, Jazan KSA
Chapter 13: I/O Systems.
Presentation transcript:

I/O Memory Interface Topics: Programmable, Interrupt initiated, DMA, Serial and Parallel Interfaces for data transfer

Content Introduction to data transfer techniques Programmed Data Transfer DMA Controlled Data Transfer

1. Introduction to Data Transfer Techniques Data transfer may take place between two devices. For e.g. Microprocessor and memory Microprocessor and I/O device Memory and I/O device Classification of data transfer techniques Programmed data transfer Direct Memory Access (DMA)

2. Programmed Data Transfer Data is transferred from the I/O device to the microprocessor or memory Data is transferred under the control of the program stored in the program memory of the microprocessor based system This technique of data transfer is normally used if the size of data to be transferred is small

Programmed data transfer techniques Classified as Parallel data transfer Serial data transfer Synchronous data transfer Asynchronous data transfer Interrupt Initiated data transfer

Parallel Data Transfer All the bits are transferred at the same time Used for data transfer between nearby devices E.g microprocessor and program memory Advantage Data transfer is very fast

Serial data transfer Data is transferred one bit at a time Suitable for data transfer over long distances E.g. dial-up internet connections using modems Data transfer is slow as compared to parallel data transfer technique

Comparison of Parallel/ Serial 8 bits of data transferred at a time 9 lines required to connect two devices Advantageous over small distances Serial Only 1 bit of data is transferred at a time 2 lines required to connect two devices Advantageous over long distances

Synchronous data transfer Used when the I/O device is always in the ready state for data transfer Microprocessor reads / writes to the I/O device without checking if it is in a ready state For e.g. data transfer from 8085 microprocessor to a 7-segment display

Asynchronous Data Transfer Microprocessor reads the status of a device to check if it is ready for data transfer This method is also known as polling method of handling I/O devices Handshake signals are used for communication between microprocessor and I/O devices Used to connect slower peripherals with microprocessor

Comparison of Asynchronous/ Synchronous Data Transfer techniques Used to transfer one character at a time Start and stop bits are used with each character Speed is less Transmitter and receiver can use two separate clock inputs Synchronous Used to transfer a block of characters at a time No start/ stop bits are used Speed is high Transmitter and receiver share a common clock

Syn and asycn transmission a) Synch format b) asynch format

Interrupt Initiated Data Transfer Microprocessor initiates the interrupt mechanism and starts executing the main program I/O device informs the microprocessor that it is ready by generating an interrupt signal Microprocessor services the interrupt by completing the data transfer

3. DMA Controlled Data Transfer DMA stands for Direct Memory Access used when large amount of data is to be transferred Microprocessor does not participate in this type of data transfer Data is transferred directly between an I/O device and memory or vice-versa Data transfer is controlled by an I/O device or a DMA controller DMA data transfer is fast as compared to programmed data transfer

Microprocessor Memory DMA Controller I/OPort I/OPort I/OPort External device External device External device

8085 signals used for DMA DMA controlled data transfer uses two pins HOLD (pin 39) and HLDA (pin 38) of 8085 HOLD – An input signal to 8085 from a DMA controller It is a request to 8085 to hand over the control of data and address bus to a DMA controller 8085 responds to HOLD request by Freeing up the buses for use by a DMA device Sending out Hold acknowledge signal HLDA on pin 38

DMA Modes of Operation DMA operates in these two modes Slave Mode Master Mode DMA behaves as a I/O peripheral requesting the microprocessor for the control of the buses DMA plays the role of a data transfer processor to peripherals such as floppy disks

DMA Data Transfer Techniques These are Burst or Block transfer DMA Cycle Steal or Single Byte transfer DMA Transparent or Hidden DMA

Burst or Block Transfer It is the fastest DMA mode Two or more data bytes are transferred continuously N number of DMA cycles are added into the machine cycles of the microprocessor DMA controller sends HOLD signal to 8085 and waits for HLDA After receiving HLDA signal, DMA controller gains control of buses and executes DMA cycle to transfer 1 byte Then it increments the memory address, decrements the COUNT and transfers the next byte

Cycle Steal/ Single Byte Transfer DMA Only 1 byte is transferred at a time Slower than the burst DMA Only 1 DMA cycle is added between 2 machine cycles of the microprocessor DMA controller sends HOLD signal to 8085 and waits for HLDA After receiving HLDA signal, DMA controller gains control of buses and executes DMA cycle to transfer 1 byte After single byte transfer, it disables the HOLD signal and goes into SLAVE mode again

Transparent or Hidden DMA Microprocessor executes some states during which it floats the address and data buses During these states the microprocessor is isolated from the system bus Transparent or Hidden DMA uses these states to transfer data between memory and I/O devices This type of DMA transfer does not reduce the speed of the microprocessor This is the slowest type of DMA transfer