Testing and Configuration for VMM1 on the mini-MMFE

Slides:



Advertisements
Similar presentations
Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Advertisements

First Look at the July-August12 TestBeam Data T. Alexopoulos, G. Iakovidis, S. Leontsinis, K. Ntekas 1.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
FPIX2 Project Zhou & JC. Using the Default Firmware 4 Connector (A,B,C,D) on the PMC board A & B SAMTEC Connector in the firmware Only A connector on.
Hardware Connections for DAQ- FPGA Interface Interface for Driver / Data Acquisition Board P09311 David Howe.
MMFE-8 Status at Arizona Kenneth Johns, Charlie Armijo, Will DeCook, Andy Dowd, Kade Gigliotti Bill Hart, Sarah Jones University of Arizona.
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
July test beam DAQ status Marcin Byszewski Konstantinos Ntekas.
Finger Sci (SA) Beam profile wire chamber 727 TEST BEAM SETUP Jul-Aug2012 ( ) Si3 Si6 Y-inverted 26 Jura TOP VIEW SIDE VIEW.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Readout Electronics: SIDECAR ASIC Hardware
Schedule and Issues for the Mini-1 and MMFE-8 Kenneth Johns University of Arizona.
NETWORKING PRACTICAL EXAMPLE. REQUIRED HARDWARE BASICS Network Interface Card Ethernet Cable Client Server.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
Mini MMFEMini MMFE Dan Tompkins 12/2013. Block Diagram VMM1 64x analog in Protection Networks Analog Out TTP/TOT ART VDDD VDD VDDP Readout Dan Tompkins.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.
DAQ Software for Mini-2 Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University of Arizona.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Pads Assembly- Zamiatin Si Detector – ELMA/Dubna/MSU Interface Board – dubna/baskagiv Carrier Board -dubna/baskagiv Pre-Amp –sleniov(analog) Basilev-dubna.
ASIC Activities for the PANDA GSI Peter Wieczorek.
FOCOMM_CAMAC Setup and Usage Guide Andrew Wong, Larry Ruckman.
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
Digitization System R&D for APV25 Xinglong Li China Institute of Atomic Energy ( 中国原子能科学研究院 )
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
L. Benussi On Behalf of LNF crew
Virtualization of networks
Setup for automated measurements (parametrization) of ASD2 chip
Kenneth Johns University of Arizona
PRAD DAQ System Overview
S. Martoiu, A. Rusu IFIN-HH/CERN
VMM3 Early Testing George Iakovidis, V. Polychronakos
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
Pixel panels and CMOS Read-out electronics
VME Pixel ROD Setup in UW Pixel Lab B050
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
IPhone Noise Cancellation Meeting 1/28 Project group: May1315 Client: Rockwell Collins Advisor: Dr. George Amariucai.
APV Readout Controllers DAQ
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
mmDAQ (Muon Atlas MicroMegas Activity – ATLAS R&D)
Mini-drawers, FE-ASIC , Integrator
Status of upgrade works at Clermont-Ferrand
VMM Update Front End ASIC for the ATLAS Muon Upgrade
Front-end electronic system for large area photomultipliers readout
Background Developed by Teledyne Scientific & Imaging, LLC
Neurochip3.
NA61 - Single Computer DAQ !
FEE Electronics progress
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
The QUIET ADC Implementation
SIDECAR ASIC characterization
DAQ and visualization software
Presentation transcript:

Testing and Configuration for VMM1 on the mini-MMFE at Brookhaven National Lab Sarah Jones (Arizona), Jessica Metcalfe (BNL), Charlie Armijo (Arizona)

Testing the mini-MMFE Adapter card, v1 TDO and PDO FPGA VMM1 ASIC USB connection

Timing Example for New Setup At peak, ramp begins for timing between peak and readout signals. Slope of ramp gives conversion from voltage to time. Ideally, slope = constant

Noise Measurement Example Noise measurements with RMS vs peaking time for various Gains (0.5, 1, 3, 9 mV/fC) CHN 64 noise:

Plans Testing of the mini-MMFE was successful with only minor issues Next steps are to: Assemble remaining 10 mini-MMFE (left-handed) this week and begin testing at BNL late next week Fabricate V2 adapter card (with LVDS to RSDS conversions) this week May not be needed but will have it anyway Begin layout of right-handed mini-MMFE Few day job

Issues with Current Boards Digital ground and digital signal switched ena and wen signal pins switched a0-a5 address pins switched in order TDO and PDO signal connectors switched Ribbon cables (for 60 to 60 pin) are difficult to construct Silkscreen issues

VMM1 Readout Plan

New “C-Card” Existing BNL DAQ board with ADCs and Cyclone IV for readout, configuration AZ Adapter Card (V1) AVNET LX9 with Spartan 6 FPGA for ethernet connection to switch

DAQ Status and Plans UDP datagram sent between client and server at Arizona Can be used for testing with Mamma DAQ UDP datagram sent from LX9 at Harvard Will be tested at Arizona this week Communication between Jack’s BNL DAQ board and LX9 progressing well Integration at BNL 7/2 – 7/11 including George Iakovidis et al. Need meeting with Marcin on Mamma DAQ end

UDP client and server are running on a LAN. UDP Server UDP Client UDP Datagram ACK UDP client and server are running on a LAN. We have sent a big-endian datagram via the UDP client on the laptop, which is a sample event in the current format. We have received the datagram on a desktop computer and unpacked three 32-bit words of the event to correctly obtain each address, timing, and amplitude included. The server sends an ack, which in this case completes the transaction. The Spartan6 LX9 will replace the laptop as soon as we get the compiled image. Boost, C++, ASIO Made up data, time, amplitude of event and send it through system for test