TECHNOLOGY TRENDS.

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
by Alexander Glavtchev
An International Technology Roadmap for Semiconductors
Logic Process Development at Intel
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
3D-MAPS: 3D Massively Parallel Processor with Stacked Memory Dae Hyun Kim, Krit Athikulwongse, Michael Healy, Mohammad Hossain, Moongon Jung, et al. Georgia.
Next Generation Integrated Circuits 300 mm wafers Copper metallization Low-K dielectric under interconnect lines High-K dielectric under gate Silicon-on-insulator.
Chip Manufacturing Process
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  logistics  why computer organization is important  modern trends.
Comp-TIA Standards.  AMD- (Advanced Micro Devices) An American multinational semiconductor company that develops computer processors and related technologies.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
Presentation for Advanced VLSI Course presented by:Shahab adin Rahmanian Instructor:Dr S. M.Fakhraie Major reference: 3D Interconnection and Packaging:
Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu
Advanced Process Integration
® 1 VLSI Design Challenges for Gigascale Integration Shekhar Borkar Intel Corp. October 25, 2005.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Intel Process Technology Gaps June 2003 Intel Confidential Paula Goldschmidt IE- SBD Mgr.
Interconnect Technologies and Drivers primary technologies: integration + optics driven primarily by servers/cloud computing thin wires → slow wires; limits.
Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.
Semiconductor Industry Milestones
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.
Master in Microelectronics technology and Manufacturing Management E. Sicard - introducting 90nm 4. Introducing 90nm technology.
45nm Processors & Beyond A Presentation On By Ajaypal Singh Dhillon Kurukshetra university.
Trends in IC technology and design J. Christiansen CERN - EP/MIC
0 1 Thousand Core Chips A Technology Perspective Shekhar Borkar Intel Corp. June 7, 2007.
Overview of VLSI 魏凱城 彰化師範大學資工系. VLSI  Very-Large-Scale Integration Today’s complex VLSI chips  The number of transistors has exceeded 120 million 
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
Hardware Architecture
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
14NM FINFET IN MICROWIND.
Future trends in nano-CMOS cell design with Microwind
• Very pure silicon and germanium were manufactured
ELE 523E COMPUTATIONAL NANOELECTRONICS
CS203 – Advanced Computer Architecture
Lynn Choi School of Electrical Engineering
ROADMAP TO NANOMETER.
3D IC Technology.
3-D IC Fabrication and Devices
20-NM CMOS DESIGN.
by Alexander Glavtchev
14-NM TECHNOLOGY & FinFET in MICROWIND
Technology advancement in computer architecture
Active/3D Packaging Value and Applications
Architecture & Organization 1
Duckhwan Kim and Saibal Mukhopadhyay
EE 4611 INTRODUCTION 21 January 2015 Semiconductor Industry Milestones
> Teaching > EMC of ICs
EMC-Aware System Design - A focus on Integrated Circuits
Intel® Atom™ Z3000 Processor (Code name Bay Trail) Part number E3845 (Quad core) 22 nm System on Chip (SoC) Process Technology November 2013.
Lecture 2: Performance Today’s topics: Technology wrap-up
Architecture & Organization 1
An Illustration of 0.1µm CMOS layout design on PC
Chapter 10: IC Technology
Overview of VLSI 魏凱城 彰化師範大學資工系.
Future trends in nano-CMOS cell design
transistor technology
Chapter 1 Introduction.
ELE 523E COMPUTATIONAL NANOELECTRONICS
Chapter 10: IC Technology
Reading (Rabaey et al.): Sections 3.5, 5.6
Electrical and Computer Engineering Department
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
• Very pure silicon and germanium were manufactured
Chapter 10: IC Technology
Presentation transcript:

TECHNOLOGY TRENDS

TOWARDS 10GT 8-bit 10 GT in 2015 1 GT in 2010 Multi-core Quadcore Dual core Quadcore 1 GT in 2010

Data Rate per pin (Gb/s) FASTER MEMORY/PROCESSOR DATA EXCHANGES Data exchange between processor and memories Needs for increased data rate DDR4: 250ps 2010 Laptop Memory 2012 2014 2016 2018 2020 Data Rate per pin (Gb/s) DDR3 DDR2 1 Gb/s 10 Gb/s 100 Gb/s WideIO LPDDR2 LPDDR3 DDR4 LPDDR1 Mobile Memory WideIO2 LPDDR4 DDR5 We are Here 3D 2D

SUPPLY VOLTAGE SCALE DOWN 7-nm technology 5.0 3.3 0.65 V inside, 1.0 V outside I/O supply 2.5 Core supply 1.8 1.2 1.0 0.35µ 0.18µ 130n 90n 65n 45n 32n 20n 14n 10n 7n Technology node

Technology TERA-BIT STORAGE 2.5D high bandwidth and high density DRAM with TSV and Si Interposer 1 tera-bit/cm2 achieved 5 years ahead from roadmaps We are Here

65nm 28nm 14nm Power -50% -80% 65nm 28nm 14nm SCALE DOWN BENEFITS Smaller Faster Less power consumption Cheaper (if you fabricate millions) 65nm 28nm 14nm Power -50% -80% 65nm 28nm 14nm

SCALE DOWN BENEFITS Maximum die size One Core One core AMD dual core 65nm Intel Octa core 22nm 8 cores instead of 1 using the same space 3 times faster 10 times less power consumption

High-K, low-K dielectric, Airgap Metal gate FinFET TECHNOLOGY INNOVATION & COST Strain, eSiGe, High-K, low-K dielectric, Airgap Metal gate FinFET Double, quad patterning

TECHNOLOGY TRENDS TOWARDS BILLION $ FAB

10-NM CHIPS Samsung Exynos 8895 in 10-nm IBM, GlobalFoundries, Samsung, SUNY first 7-nm testchip Samsung Snapdragon 635 in 10-nm

TECHNOLOGY INNOVATION & COST Less and less companies in the 14-nm market Keynote_Ajit Manocha_GLOBALFOUNDRIES

Embedded SiGe (e-SiGe) Improved p mobility High K gate dielectric TECHNOLOGY INNOVATION & COST Main target Type of innovation First order effect Device performance Strain Improved n mobility Embedded SiGe (e-SiGe) Improved p mobility High K gate dielectric Increased field effect Metal gate Decreased leakage FinFET Higher current density Interconnect performance Low K inter dielectrics Reduced crosstalk and delay Local interconnect Higher density Manufacturability Double patterning Improved yield

ROADMAP ACCORDING TO TSMC Research at TSMC Description Schedule 10nm logic platform technology and applications 3rd generation FinFET CMOS platform technology for System-on-chips (SoC) 2016 7nm logic platform technology and applications 4th generation FinFET CMOS platform technology for System-on-chips 2017 3D IC Cost-effective solution with better form factor and performance for System-in-package (SiP) 2016 ~ 2017 Next-generation lithography EUV and multiple e-beam to extend Moore’s Law 2016 ~ 2019 Long-term research SoC technology and transistors for 5nm node and beyond 2015 ~ 2019 http://www.tsmc.com/english/dedicatedFoundry/technology/future_rd.htm

Upper MEM MEM to SoC (TMV) PCB PCB MEM to PCB (TMV) Bottom SoC GOING 3D – Package on Package Upper MEM SoC to PCB MEM to SoC (TMV) MEM to PCB (TMV) PCB PCB Bottom SoC E. Sicard, EMC performance analysis of a Processor/Memory System using PCB and Package-On-Package, EMC Compo 2015 Edinburgh

Processor die GOING 3D – Stacked Dies THERE IS PLENTY OF SPACE ON THE TOP 3D technology uses stacked dies, through-silicon-vias Enables 10-20 Gb/s/pin at 1.0V Samsung 3D (Galaxy 6) vs PoP (Galaxy 5) : 30% faster 20% less power Less heat Thinned memory die 10 µm Multicore 350 µm thickness Direct bond interconnect (DBI) Package leadframe (GND) Through Silicon Via (TSV) Possible 3rd die Bottom die Upper die http://www.youtube.com/watch?v=Rw9fpsigCfk