Metal nanoparticle embedded floating gate memory based on MoS2 with polymer tunneling dielectric layer. Myung Hun Woo1, Byung Chul Jang1, Junhwan Choi2,

Slides:



Advertisements
Similar presentations
Display Systems and photosensors (Part 2)
Advertisements

by Alexander Glavtchev
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
GRAPHENE TRANSISTORS AND MEMORY. MOORE’S LAW THE PROBLEM 1. Reduction in saturation mode drain current. 2. Variation in Carrier velocity. 3. Modification.
Chemical Nanoparticle Deposition of Oxide Nanostructured Thin Films 6. Conclusions 2. Experimental Setup 1. Abstract We have developed a novel approach.
Thin film deposition techniques II. Chemical Vapor deposition (CVD)
Origin of Coulomb Blockade Oscillations in Single-Electron Transistors
Degradation Effects in A-Si:H Thin Film Transistors and Their Impact on Circuit Performance D.R. Allee, L.T. Clark, R. Shringarpure, S.M. Venugopal, Z.P.
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Plasma-Enhanced Chemical Vapor Deposition (PECVD)
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
National Science Foundation Identification of an intrinsic difficulty in fabricating efficient power devices Sokrates T. Pantelides, Vanderbilt University,
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
1 K. Overhage, Q. Tao, G. M. Jursich, C. G. Takoudis Advanced Materials Research Laboratory University of Illinois at Chicago.
Techniques of synthesizing mono-layer Molybdenum Sulfide (MoS 2 ) Wu Kam Lam.
ENE 311 Lecture 9.
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Saptarshi Das, PhD 2. Adjunct Birck Research Scholar Birck Nanotechnology Center Purdue University West Lafayette, Indiana Post-doctoral Research.
Mukhtar Hussain Department of Physics & Astronomy King Saud University, Riyadh
ALD coating of porous materials and powders
Review of Semiconductor Devices
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
UNIT II : BASIC ELECTRICAL PROPERTIES
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
II. Fabrication process
KCS 2016 Multilevel Resistive Switching Memory based on Two-Dimensional (2D) Nanomaterials Gwang Hyuk Shin, Byung Chul Jang, Myung Hun Woo, and Sung-Yool.
Graphene Based Transistors-Theory and Operation; Development State
Stacking of Quasi 2D Transition Metal Dichalcogenides
MoS2 RF Transistor Suki Zhang 02/15/17.
National Taiwan University *
Floating gate memory based on MoS2 channel and iCVD polymer dielectric
Riphah International University, Lahore
A Study on Aluminum Oxide (Al2O3) Insulator Deposited by Mist-Chemical Vapor Deposition based on atmospheric pressure Dong-Hyun Kim1,Hyun-Jun Jung1 and.
Revision CHAPTER 6.
by Alexander Glavtchev
Strong infrared electroluminescence from black silicon
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Materials and Devices for Neural Systems and Interfaces
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1
Nanowire Gate-All-Around (GAA) FETs
Multilevel resistive switching memory based on GO/MoS2/GO stack
Total Dose Response of HfSiON MOS Capacitors
Strained Silicon MOSFET
MOS Capacitor Basics Metal SiO2
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Thermal oxidation Growth Rate
IC AND NEMS/MEMS PROCESSES
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Sung June Kim Chapter 18. NONIDEAL MOS Sung June Kim
Ionic liquid gating of VO2 with a hBN interfacial barrier
Epitaxial Deposition
MOSCAP Non-idealities
Solid State Electronics ECE-1109
Fig. 3 HfSe2 transistors. HfSe2 transistors. (A) Schematic of HfSe2 device, back-gated through 90-nm SiO2, and with ALD alumina used as both protective.
Beyond Si MOSFETs Part 1.
Presentation transcript:

Metal nanoparticle embedded floating gate memory based on MoS2 with polymer tunneling dielectric layer. Myung Hun Woo1, Byung Chul Jang1, Junhwan Choi2, Gwang Hyuk Shin1, Hyejeong Seong2, Sung Gap Im2, Sung-Yool Choi1* 1 School of Electrical Engineering, Graphene Research Center, KAIST 2 Department of Chemical and Biomolecular Engineering & KI for NanoCentury, KAIST Among layered two-dimensional (2D) materials, recently, molybdenum disulfide (MoS2) have been researched in electronics, optoelectronics, and flexible devices due to its promising properties such as direct band gap, atomically thin structure, and a high mobility with a high on/off ratio. In particular, the development of nonvolatile memory is necessary for foundation of a electronics platform based on 2D materials due to its fundamental roles in all modern electronic systems. Although several research groups have reported the nonvolatile memory based on MoS2, the unstable tunneling oxide still remain to be addressed due to the challenging task for deposition of an uniform and thin tunneling oxide via atomic layer deposition (ALD) process by lack of dangling bonds on the surface of MoS2. To realize a reliable nonvolatile memory, we investigated the metal nanoparticle embedded floating gate memory based on MoS2 with polymer thin films as tunneling oxide deposited via the initiated chemical vapor deposition (iCVD) process, which enables solvent, damage-free deposition of polymeric layers at low temperature by gas-phase polymerization for highly uniform, sub-10nm-thick ultrathin polymers on various substrates. The fabricated device showed high on/off ratio and considerable memory characteristics with a large tunable memory window. The application of iCVD polymer as tunneling dielectric in this report provides the development of a reliable multi-bit floating gate memory based on MoS2 memory device. I. Introduction II. Experiments 1. Two dimensional materials 1. Device fabrication process Two dimensional materials (Graphene, TMDCs) Flexible device Heterostructure Transistor Bio application 2D materials have received great interest because of their particular physical properties such as flexible and transparent characteristics with atomically thin structure. 2. MoS2 properties III. Results & Analysis MoS2 : Channel material  One of promising two dimensional material  Atomically thin structure, high mobility, flexibility, transparency, direct band gap (layer number dependent) The fabricated device structure is shown in first figure. The raman shift of MoS2 before and after iCVD process prove that the effect of the process does not result in structural deformation of MoS2. The source and drain ohmic contact properties was observed. Id-Vg curve of the device without metal nanoparticle shows no memory characteristics under the top gate bias sweep of ±15V. The device shows clear charge trapping properties based on F-N tunneling mechanism from the MoS2 channel to the metal nanoparticle floating gate with various DC voltage sweeping. The maximum threshold voltage shift is approximately 6.8V. Clear pulse operations with different programming and erasing pulse width also are measured with the operation of multi-bit memory based on tunable charge trapping density. 2-D material, MoS2 Bandgap direct bandgap 1.8eV (single-layer) Thermal stability > 1090 [oC ] Young’s modulus 270 [Gpa] Mobility 1~150 [cm2/V∙s] (layer dependence) On/off current ratio 107~108 Subthreshold Swing 60~80 [mV/dec.] (layer dependence) Velocity saturation 0.3 x 107 [cm/s] (silicon: 1.02 x 107) Critical E-field 2 x 106 [V/cm] (silicon: 4 x 104) Hysteresis ΔVth < 0.01 V (hBN Encap.) sweep range: -20 ~120 V SiO2 p+ Si substrate Few layer MoS2 Tunneling dielectric pV3D3 Blocking dielectric Al2O3 Drain (Ti/Au) Source (Ti/Au) Gate (Cr/Au) Nanoparticle (Au) Id-Vg characteristic of the device without metal nanoparticle Raman shift after iCVD process Device structure The absence of dangling bonds on 2D materials  The adsorption of ALD precursors on 2D materials is so weak.  Pulse action pushes the precursor molecules to the lowest potential energy and purge action pushes the molecule away from substrate. 3. pV3D3 properties Initial state of the device Id-VCG characteristics under different VCG,max pV3D3 : Tunneling dielectric  initiated CVD method : adsorbed monomers onto the surface are polymerized via reacting with initiator radicals.  Conformal coverage, solvent free, no surface or substrate limitations. iCVD process M, I flow Heated filaments Initiator decomposition Adsorption Surface polymerization I M R + P Extraction of memory window vs. VCG,max P/E performance IV. Conclusions Metal nanoparticle embedded floating gate memory with MoS2 channel and pV3D3 polymer dielectric was fabricated. Ideal memory characteristics with tunable charge trapping density and threshold voltage were observed. Metal nanoparticles between pV3D3 dielectric and Al2O3 formed clear quantum well as a floating gate and charge storage layer. Injection of monomers and initiators Adsorption onto the surface Free-radical surface polymerization Acknowledgement This work was supported by the Global Frontier Center for Advanced Soft Electronics (2011-0031640), the Creative Research Program of the ETRI (13ZE1110), and KI Research Project. *mail : sungyool.choi@kaist.ac.kr Reference “Non-volatile Memories”, WILEY (2014)