The WaveDAQ System for the MEG II Upgrade

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

Application of the DRS Chip for Fast Waveform Digitizing Stefan Ritt Paul Scherrer Institute, Switzerland.
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
RENO Electronics - QBEE - 장 지 승 ( 전남대학교 ) RENO Collaboration Meeting,
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
Lecce - 23 Sep The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti M. Grassi.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
The Trigger Prototype Board Status Marco Grassi INFN - Pisa On behalf of trigger group D. Nicolò F. Morsani S. Galeotti M. Grassi.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
March 6, INST02, Novosibirsk1 Electronics for the  e  experiment at PSI Short introduction Trigger electronics DAQ electronics Slow Control For the.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
TYPE1 BOARD Type1 boards are compliant with 6U VME standard. Each board receives 16 analog signals from experimental devices. These signals are digitized.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Pisa - Apr. 28th, The Trigger System Marco Grassi INFN - Pisa.
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
Update on works with SiPMs at Pisa Matteo Morrocchi.
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
Upgrade of the MEG liquid xenon calorimeter with VUV-light sensitive large area SiPMs Kei Ieki for the MEG-II collaboration 1 II.
Application of the 5 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland UMC 0.25  m rad. hard 9 chn. each 1024 bins,
Stefan Ritt Data Acquisition for 22 Oct 2013Fukuoka MEGup MEG2 MEG’ MEGng.
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Digital Acquisition: State of the Art and future prospects
Dmitri Kotchetkov University of Hawaii at Manoa
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Stefano Levorato INFN Trieste
TOF readout for high resolution timing for SoLID
ATLAS calorimeter and topological trigger upgrades for Phase 1
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
KRB proposal (Read Board of Kyiv group)
Electronics for MEG-II
DCH FEE 28 chs DCH prototype FEE &
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
PADME L0 Trigger Processor
CoBo - Different Boundaries & Different Options of
The University of Chicago
Application of the 5 GS/s Waveform Digitizing Chip DRS4
Possible Upgrades ToF readout Trigger Forward tracking
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
Example of DAQ Trigger issues for the SoLID experiment
RPC Detector Control System
Commodity Flash ADC-FPGA Based Electronics for an
CLAS12 Timing Calibration
BESIII EMC electronics
SKIROC status Calice meeting – Kobe – 10/05/2007.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Stefan Ritt Paul Scherrer Institute, Switzerland
The Trigger System Marco Grassi INFN - Pisa
PID meeting Mechanical implementation Electronics architecture
Presented by T. Suomijärvi
RPC Detector Control System
TOF read-out for high resolution timing
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

The WaveDAQ System for the MEG II Upgrade Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy The WaveDAQ System for the MEG II Upgrade 28 May 2015 13th Pisa Meeting on Advanced Detectors

The WaveDAQ System for the MEG II Upgrade Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy The WaveDAQ System for the MEG II Upgrade 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors DRS4 Chip 0.2-2 ns Inverter “Domino” ring chain IN Storage capacitors Out FADC 33 MHz Clock Shift Register Switched Capacitor Array (Analog Memory) developed at PSI 5 GSPS / 11.5 bits SNR, 9 channels on 5 mm x 5 mm chip, 40 mW / chn. Used at ~200 locations worldwide 2012: “Gigahertz Waveform Sampling: An Overview and Outlook” Pile-up rejection O(~10 ns) Time measurement O(10 ps) Charge measurement O(0.1%) 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors MEG & MEG II MEG Experiment 1999-2013 Separated DAQ & Trigger 3000 Channels DRS4 (0.8 GSPS / 1.6 GSPS) 1000 Channels Trigger (100 MSPS) 5 Racks Power Trigger Clock distribution Active Splitter PMT Trigger Bus DRS DAQ HV S2: M. de Gerone: An extreme high resolution Timing Counter for the MEG II Experiment S2P: M. Simonetta: Test and characterization of SiPMs intended as detector for the MEG timing counter S5P: D. Nicolò: An FPGA-based trigger for the MEG II Experiment S5P: A. Pepino: A high performance Front End Electronics for Drift Chamber readout in the MEG II Experiment S7P: M. Grassi: A new cylindrical drift chamber for the MEG II Experiment S7P: G. Rutar: A Dedicated Calibration Tool for the MEG and MEG II Positron Spectrometer S7P: L. Galli: MEG II drift chamber prototype characterization with the silicon based cosmic ray tracker at INFN Pisa S7P: M. Venturini: Ageing tests for the MEG II drift chamber S9P: D. Nicolò: A liquid hydrogen target for the calibration of the MEG and MEG II liquid xenon calorimeter S9P: K. Ieki: Upgrade of the MEG liquid xenon calorimeter with VUV-light sensitive large area SiPMs SiPM TDAQ MEG II Experiment 2014- 9000 Channels Same rack space Combine DAQ & Trigger 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Crate Options Feature VME ATCA ??? Transfer speed O(100 MB/s) ✔ Dual-Star Topology with Gbit links ✗ Shelf management Fast trigger distribution Low-jitter precision clock O(ps) 200 V SiPM biasing < 2000 EUR per crate including power 28 May 2015 13th Pisa Meeting on Advanced Detectors

WaveDAQ System Fans blow from back to front Crate Management Board Power supply 24V / 300W Fan / Temp. control Power cycle each slot FPGA Firmware upload Ethernet remote control Data Concentrator Board Trigger Concentrator Board 16 WaveDREAM boards (256 channels) 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors WaveDREAM Board (WDB) Spartan 6 Drs4 based REAdout Module 28 May 2015 13th Pisa Meeting on Advanced Detectors

Preamp Gain BW3db (MHz) Noise (mV) 1 940 0.37 10 880 0.40 100 300 1.2 500 1.7 800 3.3 Different compensations LTC6409 LMH6629 LMH6629 3.3 mV at output = 33 mV at input PE4215 ADC904 PE4215 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors WaveDREAM2 HV Microblaze @ Spartan ~ 5 EUR / channel +/- 1mV Ripple < 10 mV 28 May 2015 13th Pisa Meeting on Advanced Detectors

Temperature Sensor Extension accuracy ±0.5∘, 3 EUR / sensor 1-16 sensors per WD2 board with only one coaxial cable Automatic HV adjustments with temperature changes 28 May 2015 13th Pisa Meeting on Advanced Detectors

Trigger Concentrator Board (TCB) Crate local trigger KINTEX 7 Global trigger Receives serial links (SERDES) from WD boards Computes crate local trigger Send trigger via serial links to global trigger in dedicated crate FCI Densishield cables KINTEX 7 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Ancillary system Contains master clock Distribute clock (jitter < 12 ps measured) Distribute trigger 4 diff. pairs for Clock Trigger Busy (Sync) 28 May 2015 13th Pisa Meeting on Advanced Detectors

DAQ Concentrator Board (DCB) Receive Gbit links from WDB Use SERDES instead GTX (lower latency) Waveform preprocessing in Zynq CPU Output via Gbit Ethernet (10 Gbit optional) Board under design Tests with Zed-Board and “Backplane Simulator” 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Half Height Backplane 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors SPI configuration 28 May 2015 13th Pisa Meeting on Advanced Detectors

Gbit links for DAQ & Trigger Event Builder PC Global Trigger 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Trigger Bus & HV 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Clock Distribution 28 May 2015 13th Pisa Meeting on Advanced Detectors

WaveDAQ Clock Distribution DCB WD WD WD WD master clock Crate LMK03000 Jitter Cleaner FCI Densishield Cable Goal: < 5 ps clock jitter at system level 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Pin Assignment 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Minimal System Power-over-Ethernet 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors One-crate system Up to 256 Channels Detector Gbit Ethernet 220 V 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors MEG II System 35 crates x 256 channels = 9000 channels . . . 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors WaveDAQ Performance Trigger resolution 10 ns (100 MHz clock) Trigger bandwidth 8 Gbit / s Trigger latency <380 ns *) (9000 channels) DAQ bandwidth 2 Gbit / s DAQ time measurement 10 ps *) DAQ dead time 3 - 35 ms / event MEG II: 7 x 107 m/s, DAQ eff. > 95% @ 30 Hz *) *) projected 28 May 2015 13th Pisa Meeting on Advanced Detectors

13th Pisa Meeting on Advanced Detectors Conclusions WaveDAQ system has been designed to fulfill needs of MEG II experiment System has huge potential for many others (costs: ~130 EUR / channel) Status: Crate fully working, trigger board and WaveDREAM board successfully tested, firmware to be finished, DCB under design First full crate test end of 2015, full system (35 crates) in 2016 DRS5 chip (no dead-time) planned for 2017+ 28 May 2015 13th Pisa Meeting on Advanced Detectors