Scientific Contributions

Slides:

Advertisements

Similar presentations

Mixed Signal Chip Design Lab CMOS Analog Addition/Subtraction Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.

Advertisements

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Multi-Area Stochastic Unit Commitment for High Wind Penetration in a Transmission Constrained Network Shmuel Oren University of California, Berkeley Joint.

Biologically Inspired Computing, Nanoelectronic (Molecular Scale) Architectures Dr. Dan Hammerstrom Selected Publications.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Design of Variable Input Delay Gates for Low Dynamic Power Circuits

Discussion D2: Gigascale Integration(GSI) Interconnect Limits and N-Tier Multilevel Interconnect Architectural Solutions Moderator: Jeff A. Davis Contributors:

“Software project economics: a roadmap” Martin Shepperd Proc. of 30th IEEE Intl. Conf. on Softw. Eng. MInneapolis, May 2007.

Analog Filter Design Dr. Rolf Schaumann A section of picture #4. The central part of this photo (between the middle two white bonding pads) contains the.

Modeling and Evaluation of High-Speed Signal propagation in Local, Intermediate and Global Interconnects A. Yamilov, M. Koledintseva and J. Drewniak.

9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Design Automation for VLSI, MS-SOCs & Nanotechnologies Dr. Malgorzata Chrzanowska-Jeske Mixed-Signal System-on-Chip (supported.

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.

1 Modeling and Optimization of VLSI Interconnect Lecture 1: Introduction Avinoam Kolodny Konstantin Moiseev.

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.

THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.

Elettronica T AA Digital Integrated Circuits © Prentice Hall 2003 Interconnect Interconnect and Communication.

Technology For Realizing 3D Integration By-Dipyaman Modak.

Robust Low Power VLSI Selecting the Right Conference for the BSN FIR Filter Paper Alicia Klinefelter November 13, 2011.

Challenges in Implementation of FPAA/FPGA Mixed-signal Technology

Managing Performance and Efficiency of a Processor Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor Nelson Department of Electrical.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

VP Publications’ Report Vincenzo Piuri 2010 AdCom Meeting San Diego, CA, USA – 9 April 2010.

WISDOM WP7 Dissemination & Exploitation Start M0, End M36 WP leader is CIP Objectives –Identification of potential groups of users of the developed technologies.

Modern Floor-planning Based on B ∗ -Tree and Fast Simulated Annealing Paper by Chen T. C. and Cheng Y. W (2006) Presented by Gal Itzhak

EE 201C Homework 1 Fang Gong 1.References Capacitance Calculation: n Formula based – T.Sakurai, K.Tamaru, "Simple Formulas for Two-

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-project Meeting Network-on-Chip Group 2007/3/07 TA: 林書彥黃群翔.

On-Chip Sensors for Process, Aging, and Temperature Variation

Chapter 4 Transients. 1.Solve first-order RC or RL circuits. 2. Understand the concepts of transient response and steady-state response.

Summary and Closing Remarks Farrokh Najmabadi UC San Diego Presentation to ARIES Program Peer Review August 29, 2013, Washington, DC.

Session 5: Projects 1. Physical Limits of Technology Scaling : 2 SCALING AND EFFICIENCY.

INTERCONNECT MODELING M.Arvind 2nd M.E Microelectronics

Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.

Routing Tree Construction with Buffer Insertion under Obstacle Constraints Ying Rao, Tianxiang Yang Fall 2002.

S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 On-Chip Interconnects in Sub-100nm Circuits Sang-Pil Sim Sunil Yu.

Coupling and Cross-talk Analysis in High Speed Interconnects

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.

Technion – Israel Institute of Technology Faculty of Electrical Engineering NOC Seminar Error Handling in Wormhole Networks Author: Amit Berman Mentor:

11/15/05ELEC / Lecture 191 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Doc.: IEEE / n Submission March 2004 PCCC Turbo Codes for IEEE n B. Bougard; B. Van Poucke; L. Van der Perre {bougardb,

1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.

3D Technology and SRAM Simulation Advisor : Yi-Chang Lu Student : Chun-Yen Lin Graduate Institute of Electronics Engineering National Taiwan University.

EE222 Winter 2013 Sung Mo (Steve) Kang Office BE235 Phone Cell Office BE

Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.

Wireless Networks Projects Roberto Riggio, PhD CREATE-NET Via Alla Cascata 56/c 38123, Povo (TN)

EE 201C Homework 1 Zhuo Jia

Interconnect and Packaging Chapter 1: Spectrum and Resonance (digital vs. analog) Chung-Kuan Cheng UC San Diego.

LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT

ELEC 7770 Advanced VLSI Design Spring 2010 Interconnects and Crosstalk

Modeling and Design of STT-MRAMs

Dual Mode Logic An approach for high speed and energy efficient design

April May April May June July July June August Sept August

EE201C Chapter 3 Interconnect RLC Modeling

Xiou Ge Motivation PDN Simulation in LIM Real Example Results

Hafez Sarkawi (D1) Control System Theory Lab

Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)

YOUR PROJECT TITLE By Your Name1. (Your Reg Number1) Your Name2

EE 201C Homework 1 Zhuo Jia

EE 201C Homework 1 Fang Gong

EE 201C Homework 1 Fang Gong

EE 201C Homework 1 Fang Gong

EE 201C Homework 1 Fang Gong

Department of Computer Science and Technology

Presentation transcript:

Scientific Contributions N-tier design methodology Complete physical models for distributed rlc interconnects Repeater insertion in n-tier design Compact unified models for delay, crosstalk & repeaters Optimal aspect ratios for multilevel int. arch. Effects of inductance on multilevel int. arch. MINDS

List of Publications Conference papers : R.Venkatesan, J.A.Davis and J.D.Meindl, Performance enhancement through optimal n-tier multilevel interconnect architectures, Proc. ASIC/SOC conference, Washington DC, Sept. 15-18 1999, pp. 19-23. J.A.Davis, R.Venkatesan, K.A.Bowman and J.D.Meindl, Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions, Proc. SLIP, San Diego, April 8-9 2000, pp. 147-148. R.Venkatesan, J.A.Davis, K.A.Bowman and J.D.Meindl, Optimal repeater insertion for n-tier multilevel interconnect architectures, Proc. IITC, San Francisco, June 5-7 2000, pp. 132-134. R.Venkatesan, J.A.Davis, K.A.Bowman and J.D.Meindl, Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion, Proc. ISLPED, Rapallo/Portofino Coast, Italy, July 26-27 2000, pp. 167-172. J.D.Meindl, R.Venkatesan, J.A.Davis, J.W.Joyner, A.Naeemi, P.Zarkesh-Ha, M.Bakir, T.Mule, P.A.Kohl and K.P.Martin, Interconnecting device opportunities for gigascale integration (GSI), Proc. IEDM, Washington D.C., Dec 2001, pp. 525-528. R.Venkatesan, J.A.Davis and J.D.Meindl, A complete physical model for distributed RLC interconnects - transient voltage, time delay and crosstalk, Proc. DAC, New Orleans, June 2002, pp. 763-766. A.Naeemi, R.Venkatesan and J.D. Meindl, System-on-a-chip global interconnect optimization, Proc. ASIC/SOC Conference, Rochester, NY, Sept 2002, pp. 399-403. R.Venkatesan, J.A.Davis and J.D.Meindl, Time delay, crosstalk and repeater insertion models for high performance SOC’s, Proc. ASIC/SOC Conference, Rochester, NY, Sept 2002, pp. 404-408. J.Joyner, R.Venkatesan, J.A.Davis and J.D.Meindl, The limits of system improvement through liquid diagonal routing of interconnects, submitted to IITC, San Francisco, CA, June 2003. R.Venkatesan, J.A.Davis and j.D.Meindl, Optimal aspect ratios for GSI multilevel interconnect architectures, to be submitted to ASIC/SOC Conf., Portland, OR, Sep. 2003.

List of Publications Journal papers : Book chapter : J.A.Davis, R.Venkatesan, A.Kaloyeros, M.Bylansky, S.J.Souri, K.Banerjee, K.C.Saraswat, A.Rahman, R.Reif and J.D.Meindl, Interconnect limits on Gigascale integration (GSI) in the 21st century, Proceedings of the IEEE - special issue on limits to semiconductor technology, Vol. 89, No. 3, March 2001, pp. 305-324. R.Venkatesan, J.A.Davis, K.A.Bowman and J.D.Meindl, Optimal n-tier multilevel interconnect architectures for gigascale integration, IEEE Transactions on VLSI Systems - special issue on System Level Interconnect Prediction, Vol. 9, No. 6, Dec 2001, pp. 899-912. J.W.Joyner, R.Venkatesan, P.Zarkesh-Ha, J.A.Davis and J.D.Meindl, Impact of three dimensional architectures on homogenous digital circuits , IEEE Transactions on VLSI Systems - special issue on System Level Interconnect Prediction, Vol. 9, No. 6, Dec 2001, pp. 922-928. R.Venkatesan, J.A.Davis and J.D.Meindl, A complete physical model for distributed rlc interconnects with capacitive load – Part 1 : Single line transients and coupled line crosstalk, to be published in IEEE Transactions on Electron Devices. R.Venkatesan, J.A.Davis and J.D.Meindl, A complete physical model for distributed rlc interconnects with capacitive load – Part 2 : Unified models for time delay, crosstalk and repeater insertion, to be published in IEEE Transactions on Electron Devices. A.Naeemi, R.Venkatesan and J.D.Meindl, Optimal global interconnecting devices for Gigascale Integration, to be published in IEEE Transactions on Electron Devices. Book chapter : J.A.Davis and J.D.Meindl, Interconnect design issues and opportunities for Gigascale Integration, Kluwer Academic Publishers, in press.