BNL electronics: first tests

Slides:



Advertisements
Similar presentations
Status of test beam data analysis … with emphasis on resistive coating studies Progress and questions 1Meeting at CEA Saclay, 25 Jan 2010Jörg Wotschack,
Advertisements

H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
The MAD chip: 4 channel preamplifier + discriminator.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
FPIX0 Electronic Test Marina Artuso Paul Gelling Jianchun Wang  The system works fine with charge injection calibration  Gain curve, threshold, and noise.
CFT Calibration Calibration Workshop Calibration Requirements Calibration Scheme Online Calibration databases.
KPiX - An Array of Self Triggered Charge Sensitive Cells Generating Digital Time and Amplitude Information Presented by Dietrich Freytag Stanford Linear.
Timing Jitter and Cross Talk in the SRS + Xray scan of FIT zigzag board Michael Phipps, Bob Azmoun, and Craig Woody 1.
SPHENIX GEM Tracker R&D at BNL Craig Woody BNL sPHENIX Design Study Meeting September 7, 2011.
New Developments in Large Area THGEMs & APV Exercise INFN – Sezione di Trieste Carlos Alexandre Fernandes dos Santos 11/December/2014.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
FLC Group Test-beam Studies of the Laser-Wire Detector 13 September 2006 Maximilian Micheler Supervisor: Freddy Poirier.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,
1 Report on analysis of PoGO Beam Test at Spring-8 Tsunefumi Mizuno July 15, 2003 July 21, 2003 revised August 1, 2003 updated.
Some thoughts on the New Small Wheel Trigger Issues V. Polychronakos, BNL 10 May,
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
PMT gain check at Indiana University. Test setup inside dark box LED white paper PMT # JT0298 channel #2 (per HPK numbering) OTHER CHANNELS MASKED WITH.
Trip-t testing progress report
Progress on the beam tracking instrumentation Position measurement device Tests performed and their resolution Decision on electronics Summary.
RPC Timing Results with Final Splitters Gianpaolo Carlino INFN Napoli The Napoli RPC Group: M.Alviggi, V. Canale, M. Caprio, G.C., R. de Asmundis, M. Della.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
Digitization in EMC simulation Dmytro Melnychuk, Soltan Institute for Nuclear Studies, Warsaw, Poland.
Six modules Micromegas TPC beam test & Test bench 12/4/2012W.Wang_RD51 mini week1 D. Attié, P. Colas, M. Dixit, P. Hayman, W. Wang.
1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.
CMS Binary Chip (CBC): status and development D.Braga, L.Jones, P.Murray, M.Prydderch (RAL) G.Hall, M.Pesaresi, M.Raymond (IC) CMS Upgrade Week, FNAL,
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
Khaled Belkadhi (LLR-Ecole Polytechnique)1 DHCAL Test Beam Results using Full Train Reconstruction Khaled Belkadhi.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Update on works with SiPMs at Pisa Matteo Morrocchi.
1 Report on analysis of PoGO Beam Test at Spring-8 Tsunefumi Mizuno July 15, 2003 July 21, 2003 revised.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Proposal for the after-pulse effect suppression  Observation of pulses and after-pulses  Shape measurement  Algorithm  Results  Efficiencies for after-pulse.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Valerio Re Università di Bergamo and INFN, Pavia, Italy
A General Purpose Charge Readout Chip for TPC Applications
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
Present Read Out Chain for the PANDA Barrel DIRC
Analog FE circuitry simulation
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Jean-Francois Genat LPNHE Universite Pierre et Marie Curie CNRS/IN2P3
The Status of the Data Analysis of the Beam Test at FZJ
Michael Lupberger Dorothea Pfeiffer
VMM Update Front End ASIC for the ATLAS Muon Upgrade
Setup for measurements with SCT128 in Ljubljana: SCTA128VG chip
Power pulsing of AFTER in magnetic field
TDC at OMEGA I will talk about SPACIROC asic
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
Example of DAQ Trigger issues for the SoLID experiment
X. Zhu1, 3, Z. Deng1, 3, A. Lan2, X. Sun2, Y. Liu1, 3, Y. Shao2
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
RPC Front End Electronics
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Presentation transcript:

BNL electronics: first tests Progress report 15 Dec 2009, CERN

BNL TPC ASIC IC85 Technology: CMOS 0.25mm – 2.5 V Power 43 mW MiM capacitor and silicide block resistor options Power 43 mW Front-End Channels 32 charge preamplifier 2nd order shaping amplifier peak detector timing detector Integrated calibration capacitor 250 fF (s=0.1%) Shaping time 600 ns Channel gain 15mV/fC to 32mV/fC

ASIC IC85 Time and Amplitude Measuring Chain When an event occurs above threshold the discriminator fires and the peak and timing detectors are enabled At the same time the peak and timing detectors of the two neighbor channels are enabled The events in the three channels are processed for peak amplitude and peak timing The two corresponding voltages are stored for each channel DATA Trigger Ramp Event Shaped pulse Comparator Peak detector Time detector

Timing: Tdelay scan Shown for Tdelay = 150 ns Pulser Amplitude 105 e Trigger Pulser Tdelay s=3.3 mV T, mV

Timing calibration: chip A channel 8 needed 1mV = 3.23 ns

On-chip zero suppression Amplitude Time Trigger ID 3263 13 0.210266 0.424957 14 0.370636 0.437927 15 0.225220 0.412750 3264 3265 0 0.284119 0.457306 1 0.435333 0.418854 2 0.313873 0.450287 3266 3267 … 3281 18 0.206909 0.261841 19 0.902252 0.404968 20 1.113892 0.397491 21 0.597534 0.394440 22 0.304718 0.355682 3282 13 0.225525 0.369110 14 0.406952 0.401764 15 0.382996 0.368195 16 0.225372 0.379486 Automatic recording of neighbor strips when a channel exceeds hardware threshold Strip addresses Empty event Testbeam data file run26 136K triggered events 7.5 Mb ascii would be much smaller in binary

mMega + Double mesh VDmesh 650 V Vmesh 420 V  Low Gain 3·103

Stand alone run26 triggered by scintillators, no silicon Vdreif 1800 V Vtop 1400 V Vbott 750 V Vmesh 420 V chip A chip B Channels 13 1nd 18 are not connected to the chamber

Total number of strips fired in event no clustering Total number of events 2 strip events

2 strip events one of three channels missing Bin 9 – 27 entries in 3 cluster events this channel fired 2807 times There are rare cases when 2 neighbors are missing

Analysis cuts Looking for a single cluster per event Cluster width 3≤width≤6 Timing cuts for a channel with maximum amplitude in a cluster 0.3<time<0.5 Amplitude cut: only hardware cut of 0.35 75 ns no timing calibration built-in ramp

Landau

Summary BNL electronics based on ASIC IC85 tested with a pulser and with the beam at H6 Built-in ramp is very shallow to be replaced with an external one Sparking prevent from running at high gain Each channel to be calibrated separately on both timing and amplitude Plan Event Display Mapping is simple here)) Resolution with Silicon